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ABSTRACT 
XING ZHANG: Designing and evaluating the growth and doping of group IV nanowires for 
photovoltaic applications. 
(Under the direction of James Francis Cahoon) 
 
Group IV nanowires (NWs) have become an important class of materials in the fields of 
photovoltaics, photonics, sensors, microelectromechanical systems, and thermoelectrics. Dopants 
within the NWs dramatically modify their conductivity and transport properties, whether the 
dopants were added intentionally or unintentionally during the growth process. Despite recent 
progress made in the development of nanowire photovoltaics and field effect transistors, the 
relationship between the ionized dopants, electrical mobility and device performance remains 
debated since the behavior of dopants in bulk materials may not be completely transferrable to the 
nanoscale.  
In this dissertation, we study several different aspects of group IV NWs, particularly Si and 
Ge. For metal-catalyzed GeNWs synthesized by a solution-based method, we investigated the 
unusually high chemical doping of the catalyst atoms near or even above the solubility limit within 
the GeNWs. We then examined the active doping level by manipulating the backgate potential of 
the fabricated metal oxide semiconductor field effect transistor (MOSFET) devices, extracting 
active doping levels and electrical mobility values from a fit to the conductivity data. Even though 
a high atomic percentage of dopants can be incorporated in the NWs, we found that in general only 
a small fraction of the dopants are electrically active. For example, only 10% of the dopants from 
both solution-grown GeNWs and CVD-synthesized SiNWs were active. With the help of finite-
iv 
element modeling tools, backgate MOSFET conductivity fitting can be used as a general strategy 
for probing charge carrier types, electrical mobility, and active doping levels.  
Finally, we investigated radially-doped SiNW as photovoltaic (PV) devices. We compare 
the PV performance of different types of radially-structured SiNW shells and their photovoltaic 
performance, including crystalline, amorphous and dielectric shell morphologies created through 
various synthetic approaches, including thermal CVD, plasma enhanced CVD, and catalyst 
poisoning strategies. We found out that SiNWs with crystalline shell p/i/n junction has intense 
built-in electric fields of ~107 V/m within its well defined depletion region. The very high IQE 
values throughout the NW structure make it insensitive to surface recombination. By depositing 
additional dielectric layer on these SiNWs we could boost the short circuit current density by up 
to 80%. Finite-element analysis was also used to gauge the photovoltaic performances of the 
amorphous shell SiNWs, providing design guidelines on the optimization parameters of the growth 
strategy.  
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Chapter 1 Introduction 
1.1 Semiconductor nanowires 
Semiconductors are outstanding materials, exhibiting both conductive and nonconductive 
properties by simply changing the impurity doping level. This unique feature has made them the 
foundation of contemporary electronics and microprocessor industries, allowing transistors, 
diodes, computers, solar panels, lasers, photodetectors and smart phones to become available.  
Semiconductors have changed everyone’s life since the first transistor was born in 1947. The 
production revenue of Si wafers sustained $7 billion to $10 billion each year in the past 5 years, 
and the availability of semiconductors, especially Si, has become essential for microelectronic 
devices manufacturing. Current research and development progress allow semiconductor 
industries to continue to manufacture even more power efficient, smaller yet faster 
microprocessors as they follow the famous Moore’s Law—the number of transistors in a dense 
integrated circuit doubles approximately every two years. However, the continued down-scaling 
of transistors using top-down photolithographic technology will reach a limit. A characteristic 
channel length smaller than 7 nm will begin to have quantum tunneling effects. New approaches 
for device design from bottom-up semiconductor nanostructured materials have attracted wide-
ranging attention as a way to develop nanoscale devices that could potentially enable new 
functions and enhanced performance. Among different categories of various nanostructures, 
semiconductor nanowires (NWs) have been researched extensively over the past two decades for 
their innovative electronic1-3, electrochemical4, thermal5, magnetic6, mechanical7 and photonic8 
characteristics, many of which have been translated into original device applications.  
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NW materials synthesized from the bottom-up approach, with accurate control of 
composition, morphology, and electrical characteristics, have been demonstrated and yielded 
device performance exceeding that obtained using the top-down procedures9-11. Other complicated 
structures have opened up substantial opportunities for novel nanoscale photonic and electronic 
devices. For example, it becomes possible to grow NWs with a high crystalline quality even on 
strongly lattice-mismatched substrates12-13 thanks to the strain relaxation at the free NW sidewalls. 
It also is possible to develop new heterostructures and quantum-confined structures, e.g. quantum 
wells, quantum disks, quantum wires, quantum dots, or complex structure with them combined. In 
most cases, these structures can be realized without creating significant dislocations on large lattice 
mismatches and strain states scenarios14.  These features can be used for the realization of NW 
based light-emitting diodes8 (LEDs) with high crystal quality and more compositional flexibility 
than their bulk and thin film counterparts. They can also be exploited for single photon detection15 
for quantum cryptography and quantum processing16. 
Among various kinds of semiconductor NWs, group IV8, 10, 17-20 semiconductor NWs have 
attracted great interests because these nanoscale device components can be compatible with 
existing Si fabrication processes and allow three-dimensional circuit architectures, potentially 
yielding better performance and enabling novel sensing modalities. Furthermore, group IV NWs 
are objects having dimensions which are the same order of magnitude or even smaller than the 
ultraviolet (UV), visible or near-infrared (IR) wavelengths. This characteristic allows them to have 
strong shape-dependent interactions with the external electromagnetic field21-22. As a result, we 
could observe phenomena such as wave guiding22, light trapping21, 23, and resonant related 
photonic effects24. The polarization anisotropy of NWs feature can also be exploited for enhancing 
the efficiency of solar cells25, which is one of the key focuses of this dissertation.  
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The large surface-to-volume ratio, a typical feature of small NWs, make them extremely 
sensitive to external perturbations. By measuring the optical or electrical responses from NW 
devices, we can detect external environmental condition changes in spaces where conventional 
sensors are impossible to deploy. Si NW based chemical or biological sensors, for example, 
provide significant electrical conductivity changes when specific chemical species or biological 
antigens26 are close to the proximity of the NW field effect transistor (FET) conduction channel. 
But the performance of the devices depends sensitively on the incorporation of impurities during 
the growth of nanowires.  
The phenomena with catalyst atom injection into NW during growth have been observed 
from the self-doping cases27. Questions regarding carrier active doping levels and electrical 
mobility values remain hotly debated topic and will be another focus of this dissertation.  
1.2 Semiconductor nanowire growth mechanism 
The vapor-liquid-solid (VLS) mechanism was first discovered by Wagner and Ellis28 from 
their pioneering work in 1964, realizing the growth of SiNWs by using Au as catalyst droplets and 
SiCl4 as NW precursor gas. The principle for SiNW growth can be schematically described by the 
Au-Si binary phase diagram29, illustrated in Figure 1-1. When the Au nanoparticles are heated to 
above 363 °C, the eutectic temperature, the introduction of Si precursor vapor (SiH4, SiCl4, or 
Si2H6) allows the metal particles to become spherical liquid droplets’ alloy. If Si precursor is 
supplied into the alloy droplets, the Si concentration of the alloy increases to the point where the 
droplet becomes super saturated, and Si starts to crystalize out of the liquid phase with the diameter 
defined by the original droplet size. A steady-state condition can be maintained when the process 
of crystallization and incorporation (or possibly evaporation)30 leads to a constant Si concentration 
in the catalyst.  
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When the temperature increases to the gray region from Figure 1-1 (A), a different growth 
process starts by thermally decomposing the precursor and depositing the decomposed product on 
the solid particles on the surface. This process does not involve liquid catalyst droplets and is 
referred to as vapor-solid (VS) mechanism. Controlling the parameters such as flow rate of the 
precursor gas, temperature, and pressure of the growth system can easily switch the phase of this 
material from crystalline to amorphous. Changing the precursor gas can also allow us to coat the 
NW with different materials, forming radial heterojunctions with desired band structure to match 
the target purpose.  
 
Figure 1-1. SiNW growth mechanism (A) AuSi binary phase diagram (B) schematics of switching from VLS to VS 
growth mechanism 
With the help from in situ characterization methods31-32, it becomes less difficult to 
visualize and prove which of these two growth mechanisms dominates. It is also difficult to 
completely eliminate VS growth during the process of the VLS growth. Strategies such as 
optimizing the growth conditions33 (low temperature, low flow rate), introducing chlorine gas 
species34, also help improving the overcoating and additional VS deposition. 
1.3 Dissertation outline 
Chapter 2 provides a detailed overview of the main chemical vapor deposition system that 
was used for projects in the later chapters. It also describes electron-beam lithography device 
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fabrication methods that were extensively used for photovoltaic device fabrication and field effect 
transistor fabrication. In addition, it describes the experimental setup of the electrical measurement 
probe station as well as material characterization methods such as scanning electron microscopy 
(SEM), scanning transmission electron microscopy (STEM) and energy dispersive x-ray 
spectroscopy (EDS). 
Chapter 3 describes the development of an RF integrated capacitance coupled plasma 
generating system into the CVD system, enabling us to do a wide range of both crystalline and 
amorphous material growth/depositions. In Chapter 4, we will mainly discuss different kinds of 
group IV nanowire growth methods using different kinds of metal catalysts.  
In Chapter 5, we transition our focus to the NW FETs by introducing the solution-grown 
Ge NW provided from Prof. Kevin Ryan’s group. Through a comparison of electrical transport 
measurements and a finite-element model, we evaluate the active dopants and electrical mobility 
in these materials. 
In Chapter 6, we discuss the radial junction Si NW with crystalline and amorphous shells 
encoded with heterojunctions. This chapter discusses different growth strategies for synthesizing 
the core/shell structure, such as amorphous silicon coating, dielectric coating etc. We also 
introduce a strategy of catalyst-poisoning to avoid or mitigate the VLS growth so it has minimum 
influence on the transition between the core growth and shell deposition. 
Finally, in Chapter 7, we conclude by introducing several possible research projects that 
might become interesting follow-up studies in the near future.  
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Chapter 2 Methods 
2.1 CVD system for NW growth 
Chemical vapor deposition (CVD) is a process for fabricating materials or particles using 
the chemical reactions of gas molecules, and it is categorized into several forms depending on what 
external energy source is used: plasma CVD, thermal CVD, or even photo CVD. All three involve 
the process of dissociation of the precursor gas molecule species to form new materials. In contrast, 
there is another type of vacuum deposition system called physical vapor deposition (PVD), which 
only involves physical phase change of the precursor, mainly phase change.  
Our silicon nanowires are synthesized via a vapor-liquid-solid (VLS) growth process using 
a home-built chemical vapor deposition (CVD) system, as shown in Figure 2-1.  
 
Figure 2-1. Sketch of Si NW chemical deposition system 
All the reaction gas tanks are controlled by individual mass flow controllers (MFCs, MKS 
Instrument Inc, P4B) through an RS-485 protocol. The computer sends commands through a USB 
to RS-485 adapter to control the flow rate of each MFC, as well as the temperature of the furnace 
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(Lindberg BlueM MinitMite). The pressure control strategy is divided into two regimes. One is 
through the throttle valve (MKS 148J), and the other is through the automatic butterfly valve (MKS 
253B). Pressure within the quartz tube is measured using a baratron (MKS 626B) capacitance 
manometer. A pressure controller (MKS, 250E) reads this pressure signal. The computer controls 
the corresponding pressure set points. The 250E controller manipulates how much the 148J throttle 
valve should open in order to approach the pressure set point by using the proportional-integral-
derivative (PID) feedback loop. When the pressure is below 10 Torr, however, it goes beyond the 
capability of the 148J to regulate the pressure. Then the 253B automatic butterfly valve will take 
over the pressure regulation using a separate pressure regulator (MKS 651). The whole vacuum 
system is connected with a high throughput dry screw pump (Kashiyama SDE 120TX) at the 
downstream. The exhaust line is used for purging the whole system with Ar gas as well as 
emergency system purging during abnormal situations. All the experimental parameters (pressure, 
temperature change and ramping rate, gas flow rate and growth time), are automated and controlled 
by a home-built LabVIEW program to enable reproducible wire growth. The NWs are grown in 
the center of the quartz tube with 1 inch diameter (Chemglass Life Science), which is heated by 
the furnace (Lindberg BlueM MiniMite).  
H2 (Matheson Tri-Gas; 5N semiconductor grade) and Ar (Matheson Tri-Gas; 5N 
semiconductor grade) were used as the carrier gases for all the CVD runs. SiH4 (Voltaix), GeH4 
(Voltaix, 10% in H2), Si2H6 (Voltaix), PH3 (Voltaix 1000 ppm in H2), B2H6 (Voltaix, 100 ppm in 
H2) were used as the precursor gases as well as dopant impurity gases. 
2.2 Electron beam lithography device fabrication 
Nanofabrication allows us to make devices from nano materials in order to test their 
potential application to various nanotechnologies35. Generally speaking, nanofabrication methods 
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can be categorized as either bottom-up or top-down. The bottom-up approach is based upon 
nanoparticle synthesis and self-assembly36 of nanoscale entities or directed assembly to form 
ordered structures through templated37 methods. Top-down fabrication approaches involve the 
patterning of bulk materials by selectively eliminating, etching, or depositing nanoscale patterns. 
Lithography has become especially popular as a tool for achieving this goal. Nanolithography 
techniques have been advanced into different forms such as ion beam lithography38, electron beam 
lithography (EBL)39, nanoimprint40 as well as scanning probe lithography41. These techniques have 
made it possible to shrink the size of the current electronic devices, memories, or integrated 
circuits42, leading to breakthroughs in photonic43 and microfluidic44 applications. 
EBL is a procedure by which a pattern is achieved on a sample surface by exposing high 
energy electrons to a radiation sensitive photoresist. Different photoresists serve different 
functionalities, and they are mainly considered as either positive or negative photoresists.  The 
positive photoresist, like the commonly seen polymethylmethacrylate (PMMA), will be washed 
away by PMMA developer after the electron beam exposure. After the electron beam exposure the 
chemistry of the positive photoresist involves polymer chain scission, reducing the chain length, 
making it easier to dissolve in the developer solution. The negative photoresist on the other hand, 
will undergo a crosslinking chemistry of the polymer chains, making it difficult to dissolve in the 
developer after it is exposed. After the pattern is developed, we can carry on other fabrication 
process like metal evaporation or metal lift-off. 
A typical electron beam lithography system involves the generation of electrons from the 
source that are subsequently accelerated to a desired energy and focused onto the photoresist 
surface. This can be done in a scanning electron microscope (SEM), where the electrons are 
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accelerated to a high kinetic energy ranging from 10 to 30 keV. This of course, also requires the 
vacuum of the sample stage where the EBL is performed to be at least 10-6 Torr.  
All the device fabrication by EBL discussed in this dissertation was done using the 
Nanometer Pattern Generation System (NPGS, v9) module attached to the support computer on a 
Hitachi S4700 scanning electron microscope.  
2.2.1 Making marker patterns 
The following is a procedure for fabricating marker patterns. Crack the device chip wafer 
into a size of ~ 1 cm x 1 cm and clean the chip substrate in acetone solution while sonicating for 
20 s. After rinsing it with isopropanol (electronic grade), use nitrogen to blow it dry. Set the chip 
into UV-ozone (Samco UV-1) and clean it in the ozone environment at 150 °C for 300 s. This step 
is very essential because it guarantees that there will not be any organic residue on the device chip. 
Then, spin cast methyl methacrylate (MMA 8.5 EL-9, MicroChem) on the chip using spin speed 
of 500 rpm for 5 s, and 4000 rpm for 30 s. Bake the chip at 180 °C for 1 min and repeat another 
spin casting of the second layer of MMA. For the third layer, use polymethylmethacrylate (PMMA 
A2, MicroChem) with same spin casting program and bake it at 180 °C for 1 min. After this step, 
EBL can be performed on the chip with the marker was written at the center of the chip.  
The center region of the marker pattern contains number grids, serving as space alignment 
coordinates. After EBL, the chip was rinsed in the PMMA developer solution, which was 1:3 
mixture of methyl isobutyl ketone and isopropanol (also purchased from MicroChem), for 1 min, 
and further rinsed in isopropanol for 20 s. The device chip is shown in Figure 2-2 (A) after this 
step. 
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Figure 2-2. Marker pattern chip fabrication (A) PMMA EBL after development (B) Device chip after metal 
evaporation and lift-off 
The marker pattern chip was loaded into the PVD electron beam evaporator (VE-100, 
Thermionics) after development, and the pump of the evaporator brought the pressure from the 
chamber to below 10-6 Torr. A 5-nm layer of Cr was evaporated on the substrate with deposition 
rate of 1 Å/s. Another 50 nm of Au was evaporated on top of Cr with the same deposition rate. 
The marker pattern chip was later put into acetone solution for lift-off. The first two layer of MMA 
makes it easier for the metal to lift-off. After this step, the marker pattern is ready to use, as shown 
in Figure 2-2 (B). 
2.2.2 Nanowire transfer 
There are essentially two ways to transfer the nanowires onto the marker pattern: dry and 
wet. The dry transfer method is to crack the nanowire growth substrates and stick it to the tip of a 
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glass rod by using carbon tape. And slightly making contact to the marker pattern chip so that 
some of the wires will break and fall on the pattern chip. This method works well when the 
nanowires are rigid, especially for core/shell structured ones with diameter of 200 nm or more. 
When the diameter is small, such as less than 80 nm, the wires will become flexible. In this case, 
dry transfer method usually does not work as well as wet transfer method. The wet transfer method 
is to put the nanowire growth substrate fragments into a centrifuge tube (~2 mL). After putting 2 
drops of isopropanol into the centrifuge tube, it was sonicated for 0.5 s. The marker pattern chip 
was set on the hot plate at 50 °C and nanowire suspended isopropanol liquid was dipped onto the 
center of the device chip by using a micro pipette. After the alcohol evaporated, a flat head 
polyester swab stick was used to clean up the wire fragments on the perimeter of the numbered 
grid. Another UV-ozone cleaning step is optional if there is organic residue left over during the 
transfer process, especially after wet transfer. 
2.2.3 Register the nanowire  
This step determines the location information of each nanowire in relation to the numbered 
grid field and writes their information into the DesignCAD dc2 file. We used the Igor program to 
load dark-field image taken by a Zeiss optical microscope with a HAL 100 halogen lamp and wrote 
the nanowire geometry profile to the dc2 file from three coordinate points in the numbered grid 
field. For taking dark field images, a 10X objective lens with a numerical aperture of 0.2 and a 
working distance of 14.3 mm was used. For high-magnification images, a 50X objective with a 
numerical aperture 0.75, working distance of 1.0 mm was used.  
In order to prevent the nanowire from moving, we usually spun cast the EBL photoresist 
before taking any optical dark field images. Usually this is not a problem for positive photoresist 
like MMA or PMMA. However, a photoresist sensitive to the visible spectrum has to be carefully 
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handled because the light emitted from the objective lens from the microscope might generate 
unwanted exposure. This is especially true when a UV filter is not applied between the microscope 
light source and the objective lens. If we can confirm that no UV light is emitted from the objective 
lens, we can spin coat the device chip first before taking any images, even for SU-8. Doing this 
will greatly increase the success rate of making the contact to the wire, because the wires can move 
slightly when we spin photoresist polymer on them.  
2.2.4 Fabricating metal contacts 
After registration, we designed the contact lines to the NWs and did a second set of EBL 
based on the alignment relative to the numbered grid. NPGS calculates a transformation matrix 
and displacement vector based upon the imaging alignment markers. All contact lines within the 
numbered grid region were written at a working distance of 25 mm and magnification of 100X. 
The connection lines between the 100X feature and 20X feature were written at 20X. Note, that 
the magnification configuration parameter on the Hitachi SEM for this layer in the NPGS file 
needs to be set at 26X to compensate the error between the microscope and the software. All the 
parameters needed for configuration of the rf6 run file in NPGS can be found in Appendix A. After 
the EBL, we developed the chips using the MIBK developer, and etched in buffered HF solution 
(BHF Improved, Transene Company, Inc), for 5 s (native oxide SiNWs), or 30 s (PECVD oxide 
coated SiNW). The chips were rinsed in Milli-Q water twice for 15 s each, isopropanol for 5 s and 
blown dry, before loading into the electron beam evaporator. In order to avoid an oxidation layer 
from forming between the metal contact and the nanowire, the whole etching process needs to be 
done within 4~5 min. Contact evaporation usually takes overnight for pumping to the base 
pressure, preferentially lower than 10-7 Torr. After degassing all the metals when the shutter was 
closed, a 3 nm thick layer of Ti was evaporated with a deposition rate of 0.1 Å/s. Then an 
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appropriate thickness (50 nm higher than the diameter of the nanowire) of Pd metal was evaporated 
on to the chip with the starting deposition rate of 0.1 Å/s for the first 5 nm and 1 Å/s thereafter. 
After that the device chip photoresist was dissolved by acetone in the lift-off process, removing 
excess metal and leaving only the contacts to the nanowires. 
2.3 Core/Shell pin SiNWs device fabrication 
In order to resolve the inconsistent etching in KOH solution, all core/shell pin SiNWs were 
coated with PECVD oxide using Advanced Vacuum Vision 310 PECVD System. The deposition 
condition of the PECVD was optimized to have ~ 25 nm thick of PECVD oxide on the outside of 
the radial structured SiNWs. 
For radial structured p-type core with intrinsic and n-type shell SiNWs (pin wires) device 
fabrication, we used the silicon nitride wafer as our device chip wafer (1-10 Ohm-cm 380 μm 
PRIME with 100 nm of thermal oxide and 200 nm of standard LPCVD nitride).  After we made 
the markers using these wafer chips, we dry-transferred the SiNWs on these chips and put on SU-
8 2000.5 (MicroChem) by using the spin-coating method, with 5 s at 500 rpm initial spin speed 
and 25 s of 2200 rpm of final spin speed. The device chips were soft-baked at 60 °C for 1 min, 
then 95 °C for another 1 min. The photoresist would stay in shape after the soft bake and we can 
take the optical images for NW registration under the condition without any UV exposure, as 
described in Section 2.2.3. DesignCAD patterns were created as writing 10 μm width lines, tracing 
the nanowire so the whole wire can be covered by SU-8, leaving only 5~10 μm of length on the 
outside. Then electron beam lithography was performed on the device chip (for dosage information 
please see Appendix A. The chips were post-baked at 60 °C and 95 °C for 1 min, respectively, 
after the electron beam lithography and were developed within the SU-8 developer for 1 min before 
rinsed in isopropanol for 30 s. The device chips were hard baked at 180 °C for 10 min after the 
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chip development. (Note: accurate temperature reading needs to be confirmed on the hot plate by 
using an IR-gun. Otherwise the SU-8 will not be removed by UV-ozone if the hard bake 
temperature is 10 °C over the expected value).  
Prior to the KOH etching process, the device chips were etched in Buffered HF Improved 
(Transene Inc) solution for 30 s, then rinsed in Milli-Q water twice with 15 s each, and finally 
rinsed in isopropanol at 60 °C for 10 s. The etching of the shell on the SiNWs were conducted in 
the KOH solution (18 g in 60 mL Milli-Q water, then add isopropanol to reach 80 mL) at 60 °C. 
The pre-heated isopropanol rinse as well as the KOH solution bottle were all kept at 60 °C in a 
silicone oil bath until the temperature stabilized. The chips were further rinsed in Milli-Q water 
twice with 15 s each, and rinsed in isopropanol for 5 s before they were blown dry with nitrogen 
gun.  
Controlling how much time we should etch in KOH solution is the most important step to 
make the best device, and usually it takes several test chips to fathom the correct duration of time 
before we etch the actual device. The test chips were created almost the same way as the actual 
devices except we didn’t do the registration on them. Instead we just wrote many SU-8 strips to 
cover up the wires. After several trials of etching on the dummy chips, we took them to the optical 
microscope to observe the appropriate color of the exposed region, as the color of the core would 
appear to be red if the diameter is below 100 nm, whereas the shell regions would stay bright-
yellow, from the dark field imaging in the microscope. Normally the time ranges from 15 s, to 30 
s in KOH solution. But for each chip this duration may be different. 
2.4 Micro electrical measurement setup 
Measurements of the NW devices were carried out on an electrical measurement platform, 
which includes a probe station (S-700 from Signatone, one pair), a coaxial illumination 70X zoom 
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lens system equipped with SCHOTT ACE I quartz/halogen tunable light source 120 V- 150 W and 
a Hitachi ½’’ CCD color video camera (S-Video) as the imaging capture device, a dual channel 
Keithley 2636b Source Meter, and an Sol1A 1-Sun simulator (Oriel Instrument, 94021A).  
The data for each measurement was collected by home-built MATLAB programs. Both 
resistivity measurements and photovoltaic characteristics measurements were conducted on this 
platform. With the assistance from the zoom lens, two probe tips from the probe station could be 
moved to touch down on the metal contacts, which formed Ohmic contacts to the NW. In order to 
reduce the noise, we used both channels from the source meter: sourcing voltage on one channel, 
and setting voltage to be zero on the other. Because both channels can measure current values 
independently, the channel which was used for forcing the voltage to be zero carried more accurate 
measurement than the sourcing voltage channel, due to reduced leakage currents. The current 
values measured from these two channels showed almost no change for the resistivity 
measurements, but the zero-potential channel provided a more accurate current reading for NW 
photovoltaic characteristic measurements, which are very sensitive due to short circuit current of 
approximately 100 pA.  
2.5 Scanning Electron Microscopy 
Scanning electron microscope (SEM) images were taken from an FEI Helios 600 Nanolab 
Electron/Ion Dual Beam System. Typical imaging conditions were 5 kV of acceleration voltage, 
86 pA of emission current and 4.3 mm of working distance.  
2.6 Scanning Transmission Electron Microscopy and Energy Dispersive X-ray 
Spectroscopy Analysis 
Samples for electron microscopy were prepared by dry transfer of the NWs directly on to 
lacey-carbon TEM grids (Ted-Pella #01895). Scanning transmission electron microscopy (STEM) 
imaging was performed on a Tecnai Osiris at accelerating voltage of 200 kV with subnanometer 
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probe with 2 nA current (spot size 3, 4k extraction voltage). The Osiris is equipped with a Super-
X EDS system, consisting four solid-state detectors built into the objective lens. The maximum 
peak counts summed from the four detectors were on the order of 45 kcps. The STEM probe was 
returned periodically to maintain the integrity of the imaging conditions and beam intensity. Drift-
corrected STEM-EDS maps were obtained using the Bruker Esprit software. Standardless Cliff-
Lorimer quantification was performed on the deconvoluted spectra from subsections of EDS maps. 
STEM images were obtained before and after map acquisition to note any change in the sample.  
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Chapter 3 Plasma integrated CVD 
3.1 Plasma 
A plasma is a group of ionized charged particles moving in random directions. It is often 
called the fourth state of matter. At a suitably high temperature, gas molecules decompose into 
charged particles and electrons. The system contains equal amount of positive and negative charge, 
so on average the complete system is electrically neutral. Most of the matter in our universe is in 
this state, especially stars. The high temperature and high pressure create a thermal equilibrium 
state such that the ion temperature and electron temperature are essentially the same—we call this 
thermal plasma. But for low pressure discharge system plasmas, they are almost never in thermal 
equilibrium. Therefore, the temperature of the electrons is much higher than the heavy ion atoms, 
due to preferential heating of the mobile electrons. The heavy ions, on the other hand, efficiently 
transfer energy to their surroundings by collisions. These plasmas are called non-thermal plasmas. 
The plasma experiments that we are discussing here will be this latter.  
Non-thermal plasmas have been widely applied in the semiconductor industry. One of the 
most extensive applications is plasma enhanced chemical vapor deposition (PECVD) of various 
materials45-48. People favor this CVD technology because the reactions happen with simple 
precursors in the gas phase, which means it leaves no organic residue as would be provided in a 
solution based chemical reaction. In addition, CVD processes are amenable to automatic control 
by computer programs. PECVD can also be used for etching49-52. During the 1990s, studies have 
shown that PECVD could generate nanoparticles53-54, which would be randomly deposited on the 
wafers. At that time, people were trying to eliminate this effect because it could produce defective 
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integrated circuits. On the other hand, it is a novel approach to synthesize nanoparticles, compared 
with most solution based methods. It is easily scalable and the particles it generates do not have 
organic ligands. Therefore, this makes it easier for people to transfer the particles into either 
hydrophilic or hydrophobic solutions, by attaching different ligands to them, or to imbed into 
various matrices to make complex materials. Nowadays, non-thermal plasmas have become a 
mature manufacturing technology that we can integrate into our CVD system to achieve material 
syntheses that were not possible before, such as amorphous silicon deposition, nanoparticle 
growth, incorporation of nanoparticle into NW growth, or film deposition.  
3.2 Integration of Capacitively Coupled Plasma into CVD 
Capacitively coupled parallel plates plasma is extensively used in the semiconductor 
industry55-58, especially for amorphous silicon film deposition on various substrates. In order to 
achieve advanced NW structure synthesis, we integrated a plasma generation system59 into the 1-
zone CVD system used for NW growth. Introducing the plasma generator into the existing CVD 
system not only enables the capability for depositing amorphous materials but also allows us to 
deposit quantum dots59-63 during or after the NW growth (further details will be discussed in 
Section 6.4.3). In this section, we will mainly cover the apparatus setup and components as shown 
from Figure 3-1.  
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Figure 3-1. Plasma enabled system setup (A) schematic of each equipment used and connected (B) inside 
component of the matching network box 
The setup is composed of three parts. First, a sine waveform signal at selectable frequencies 
ranging from 24 MHz to 27 MHz is introduced by a function generator (SDG1050, SIGLENT 
Technologies), as illustrated in Figure 3-1 (A). Next, the BNC cables with red/black composite 
lines carrying direct current power are connected to the RF amplifiers. This sine waveform signal 
is amplified by a 20 W pre-amplifier (circuit given by Figure 3-2). The signal is amplified again 
by a 5 W amplifier (circuit given by Figure 3-3). Then, the signal is transferred into a matching 
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network box through a power meter (MFJ-880). The matching network box contains three 
components, an input capacitor, an inductor and an output capacitor. The output capacitor was not 
connected in the circuit therefore in this box the capacitor and the inductor were connected in 
series. The matching network allows the user to change the inductor and capacitor value so that 
the resonant condition can be achieved inside the quartz tube under a favorable pressure condition. 
The BNC connector (force/ground) coming out of the matching network is divided onto two 
separate copper conductor rings on the quartz tube. The distance between the copper rings, the 
inductor and capacitor values from the matching network, as well as the pressure from the quartz 
tube, all need to be adjusted in order to strike the plasma.  
 
Figure 3-2. Circuit diagram of the push-pull RF pre-amplifier 
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Figure 3-3. 5W RF Amplifier 
3.2.1 Integration into 1-zone CVD 
 
Figure 3-4. Integration into 1-zone CVD 
For capacitively-coupled plasma (CCP) electrodes in the 1-zone CVD system, we limit the 
electrode spacing to inside the furnace, as shown in Figure 3-4. The RF power applied on the 
 17 
electrodes can disrupt the signals carried on the RS-485 cable, which is the communication 
pathway between the furnace and the computer. When the power is high (>60W), the signal of the 
temperature can be completely overwhelmed by the RF field so no temperature reading can be 
observed on the LabVIEW program. A USB ferrite core ring clip can usually be used on the RS-
485 cable to filter the RF signals to overcome this problem. 
3.2.2 Integration into 3-zone CVD 
 
Figure 3-5. Integration into 3-zone CVD 
Usually, the CCP electrodes limit the plasma to the regions between the electrodes. 
However, we can also generate remote plasma that can propagate to regions outside the electrodes. 
In order to let the plasma propagate all the way to the end of the 3-zone furnace, a third grounding 
electrode can be electrically connected and placed at the end of the 3-zone furnace, extending the 
length of the plasma, as illustrated in Figure 3-5. This setup is a perfect choice for CVD reactions 
which involve solid evaporation and re-condensation between zones. Adding plasma into the CVD 
in a controlled fashion can greatly enable more interesting experiments with plasma in the zone 
than the traditional thermal 3-zone CVD system. 
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3.3 Plasma ignition 
In 1889, German physicist Friedrich Paschen discovered that the voltage VB required to 
strike a gas discharge between two electrodes in a gas is a function of pressure and the electrode 
distance, given by the equation64: 
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  (3.1) 
where A and B are determined experimental constants, p is the pressure, d is the gap distance, γ is 
the secondary electron emission coefficient at the cathode. For cold electrodes, the break-down 
electric voltage changes with variable pd, and it has a minimum value. As shown from Figure 
3-665. VB increases very fast with decreasing pd below 10
0~101 cm∙Torr but increases slowly with 
increasing pd above 100~101 cm∙Torr. 
 
Figure 3-6. Breakdown voltage for different gases65 
From Figure 3-6 we can see that the power between the electrodes needs to be sufficiently 
high in order to have a high enough voltage to ignite the plasma. And it can be achieved by tuning 
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the input capacitance as well as the inductance from the matching network box. The electronic 
circuit diagram is shown in Figure 3-7.  
 
Figure 3-7. Matching network circuit diagram 
The input signal carries frequency of f and resistance Rs of 50 Ω. Because the output 
resistance Rp is relatively small, compared with the input, we put the varying capacitor on the input 
side to reduce the real part of the left side of the circuit. The total impedance is given by 
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where XC is the capacitive reactance of the capacitor, and j is the imaginary unit. 
The power transfer efficiency will be the greatest if the real portion of the circuit is equal 
to the output resistance Rp. We can completely eliminate the imaginary portion by addition a 
varying inductor that has XL as its inductive reactance on the right side of the circuit. Therefore, 
by solving 
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We have 
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All the electronic components were assembled together so the tunable range of the XC and 
XL can be determined by using an E5061B ENA Series Network Analyzer (5 Hz ~ 3 GHz, Agilent 
Technologies).  
3.4 Quantum dots synthesis by plasma CVD 
Quantum dots (QDs) have attracted wide academic attention recently because of their 
innovative application in electronics, biology, medical science, and optoelectronics due to their 
size-dependent bandgap. The synthesis of QDs has evolved over the past two decades. The most 
widely used methods are the bottom-up approaches, including inverse micelles66-69, hot-solution 
decomposition70-73 and sol-gel74-76 methods. The methods involve chemical reactions in solution. 
But unlike traditional chemical synthesis, the product neither precipitates nor dissolves. By 
changing the stabilizing organic ligands, the product takes the form of nanocrystals passivated by 
charged ligands, electrostatically preventing them from aggregation. Extended heating at certain 
temperature would normally initiate Ostwald ripening, further providing a way to tune the QD 
physical properties. However, because all the chemical reactions take part in the solution, the 
reaction is limited by the boiling point of the solvent. And if the QD material has very high reaction 
temperature, like group IV semiconductors, it can be difficult to find suitable solvent for the 
reaction. 
Vapor-phase synthesis reactions like non-thermal plasma77-80 on the other hand, can take 
advantage of a ligand-free environment and could be fully controlled by computer. Compared with 
solution-based method vapor-phase can be easily scaled up to high production capacity with full 
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automatic programmable control. Also, QDs synthesized this way tend to be negatively charged 
and gas phase agglomeration can be prevented. 
3.4.1 Experimental 
The plasma-integrated CVD system, described in Section 3.2, was used for group IV QD 
synthesis. The precursor gases are either SiH4, or GeH4 to grow SiQDs or GeQDs, respectively. 
Silicon wafers with 300 nm thermal oxide were cleaned with acetone and isopropanol and went 
through a UV-ozone cleaning process at 150 °C for 5 min. The wafer substrate was used as a 
collection medium for the QDs to deposit. The distance between the copper rings fixed onto the 
quartz tube was set to be 3 cm, and the collection substrate was pushed towards the center between 
the two copper electrodes. For igniting the plasma, a flow rate of Ar of 4 sccm with pressure of 
0.5 Torr was used. The function generator output signal was set to be a 25 MHz sine wave with a 
Vpp (peak to peak voltage) of 5 V. Then, the voltages from both the pre-amp and amplifier were 
tuned up slowly, so that a reading of forward and reflected power could be seen on the power 
meter. The maximum voltage of the amplifier should not be more than 12 V. After that, the 
capacitor and inductor tuning wheels on the matching network box were adjusted so that we could 
obtain the maximum forward power and minimum reflected power. Sometimes an agitation 
movement of the electrodes is required to initiate the plasma if the optimized power condition is 
reached. The pre-amp could get hot when it worked at 50~60 W forward power for more than 30 
min. Due to the capacitive nature of all the BNC cables within the experimental setup, the 
optimized reflected power is around 10 W. After SiH4 or GeH4 gas was introduced into the quartz 
tube, dissociation of these precursors took place and subsequent QDs could form on the collection 
substrate placing between the two electrodes.  
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3.4.2 Results and Discussion 
GeQDs were grown at room temperature. The collection substrate was placed at the center 
of the two electrodes with 3 cm spacing, and Ar was flowed at 4 sccm at a pressure of 0.3 Torr. 
After the plasma was ignited with the forward power to be 50 W and reflected power to be 10 W, 
GeH4 gas was introduced with the flow rate of 0.5 sccm. The growth time took 3 min. The SEM 
images were collected from the FEI Helios 600 Dual Beam System, as shown in Figure 3-8. 
 
Figure 3-8. GeQDs synthesized by plasma in 1-zone CVD 
The GeQDs grown in the plasma system tend to have wide particle size distribution, 
ranging from 50 nm to 200 nm.  
SiQDs were also grown in a similar fashion with an Ar flow of 4 sccm as the background 
flow to sustain the plasma and a 3 cm electrode spacing. 0.5 sccm of SiH4 gas was introduced into 
the quartz tube with the same 50 W forward and 10 W reflected power. The plasma was maintained 
at 0.3 Torr for 3 min. The SiQDs seem to have narrower particle size distribution than GeQD 
counterparts, as shown in Figure 3-9, with diameter around 10~20 nm. 
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Figure 3-9. SiQDs synthesized by plasma in 1-zone CVD 
The QDs synthesis using the plasma enabled CVD system is a proof-of-concept 
demonstration for further complex NW/QD integration structure, as will be discussed in later 
chapters. 
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Chapter 4 Group IV nanowire synthesis 
4.1 Au NP catalyzed SiNW growth 
SiNWs were grown with the chemical vapor deposition system discussed in Section 2.1. 
Before each CVD run, the tube was baked at 950 °C under 20 sccm of Ar flow for 1 hour to 
completely remove any contaminants or moisture inside the quartz tube, which might affect NW 
nucleation.   
4.1.1 Substrate preparation 
The NW growth substrate wafers were purchased from Nova Electronic Materials (P/Bo 
<100> 1-10 Ohm-cm PRIME grade with 600 nm of wet thermal oxide). After each wafer was 
cracked into 2 cm wide (slightly smaller than the inner diameter of the quartz tube), 1~3 cm long 
rectangular substrates, they were sonicated with acetone and washed with isopropanol. Individual 
substrates were cleaned in the UV-ozone cleaner for 5 min at 150 °C. Poly-L-lysine (0.1% w/v in 
water from Sigma-Aldrich) was dipped onto the substrates for 10 min, followed by a rinse with 
nanopure Milli-Q water (Barnstead Nanopure, 18 MΩ-cm). Tweezers handling the rinsing process 
were carefully washed to make sure there was no left-over poly-lysine on the tweezers. Citrate-
stabilized gold nanoparticle solutions (BBI International) of different particle sizes were diluted 
with nanopure Milli-Q water with 1:2 ratio, and dispensed on the poly-lysine processed substrates 
for 3 min. Each substrate was then rinsed by nanopure Milli-Q water, blown dry with nitrogen, 
and further cleaned by UV-ozone with 5 min at 150 °C. This latter step is to make sure there are 
not any residual organic species on the substrate to disrupt the nucleation of the growth. The 
substrate was further moved into the quartz tube that had been previously baked at 950 °C and was 
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placed at the K-type thermal couple location. The whole system was pumped down to base pressure 
(~2 mTorr) before the temperature was set to the desired starting set point temperature. The CVD 
was allowed to wait for 2 min so that any temperature overshoots or oscillations could settle down 
before the actual CVD run started.  
4.1.2 Overcoating-free SiNW growth 
The NW growth steps described in this section were used in the backgate studies in 0. After 
the temperature stabilized at 450 °C for 2 min, the growth substrate was allowed to nucleate under 
the H2 flow of 200 sccm and SiH4 flow of 2 sccm at 40 Torr for 5 min. After that, the temperature 
slowly decreased to 420 °C with a ramping rate of 1 °C/min for 30 min. Growing the SiNW at 420 
°C restricted amorphous silicon deposition on the NW sidewalls. Finally, n-type SiNWs continued 
to grow for another 90 min with the same H2 flow rate of 200 sccm and SiH4 flow rate of 2 sccm, 
adding PH3 20 sccm under the same pressure 40 Torr. 
4.1.3 Radial core/shell structure pin SiNW growth 
The p-type core was nucleated with 100 nm Au nanoparticle functionalized growth 
substrate at a temperature of 460 °C, and continued to grow with H2 flow rate of 60 sccm, SiH4 
flow rate of 1 sccm and B2H6 flow rate of 10 sccm at 40 Torr pressure for 150 min. Then, the SiH4 
and B2H6 flow was stopped to terminate the p-type core growth. The temperature was ramped to 
760 °C with H2 still flowing at 60 sccm and the pressure at 25 Torr. When the temperature reached 
the set point, the SiH4 was reintroduced with flow rate of 0.152 sccm for 25 min to initiate the 
intrinsic shell coating on the p-type core before a 15-min segment with 0.75 sccm of PH3 n-type 
shell coating at the last stage of this run. 
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4.2 In catalyzed SiNW growth in CVD 
Indium has previously been reported as a catalyst for the SiNW growth by using a SiH4 
plasma81. Compared with gold nanoparticles, using In as the catalyst has several benefits: (i) gold 
produces a deep-energy gap state, which is very bad for optoelectronic devices, (ii) Si-In binary 
system has much lower eutectic point, (iii) In catalyzed NW growth automatically leaves In atoms 
as an in situ dopants, making the wire p-type.  
4.2.1 In substrate preparation 
Silicon growth wafers with thermal oxide of 600 nm were carefully cleaned using the 
methods described in Section 4.1.1 before loading into the electron beam evaporator. Then, In 
metal was evaporated onto the substrate with a deposition rate of 0.4 Å/s until the thickness of the 
metal reached 20 nm. 
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4.2.2 In substrates annealing results and discussion 
 
Figure 4-1. SEM images of In substrates annealing under different temperatures 
Because of In metal nature, the metal always has a thin layer of oxide on the surface. In 
order to use metal on the substrate as the NW growth catalyst, a hydrogen anneal procedure needs 
to be performed before the growth starts. 
All the In evaporated growth substrates were annealed in the quartz tube at the K-type 
thermal couple location, with 200 sccm H2 flow at 100 Torr for 10 min. The only variable that we 
changed was the temperature.  
Under our investigation, we found that at 600 °C the temperature is too low for the metal 
to dewet on the surface, as shown in Figure 4-1. Most of the particles cannot form into a complete 
sphere. At 650 °C and 700 °C the spheres begin to appear but the size distribution is not ideal. 
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Especially at 700 °C, we observe many large 15 μm diameter particle. Between temperatures from 
650 °C to 750 °C, we found that higher temperatures yield a particle size distribution looks more 
uniform but metal evaporates faster, resulting less NW growth. At 800 °C, the metal simply 
evaporates, and there is nothing left over on the substrate. 
4.2.3 SiNW growth using In as catalyst 
The melting point of In is very low, 156 °C, and the solubility of Si in In is low, as shown 
by the In-Si binary phase diagram in Figure 4-2 82. However, NW growth with SiH4 did not work. 
We switched to Si2H6 due to lower activation energy for decomposition compared with SiH4
83-85. 
To the best of our knowledge, this method is the only one that achieved SiNW growth by using In 
as the catalyst and Si2H6 as the precursor gas in a traditional thermal CVD system. 
 
 
Figure 4-2. In-Si binary phase diagram 
For In catalyzed growth with Si2H6, we first put the In deposited film growth wafer into 
the quartz tube and pumped the CVD to the base pressure (< 3 mTorr). Next, we ramped the 
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temperature to 650 °C while maintaining the H2 gas flow of 200 sccm at 40 Torr for 30 min to do 
the In annealing. The system was allowed to cool to 450 °C under the same H2 gas flow at 40 Torr. 
At 450 °C, we decreased the H2 flow to 60 sccm and introduced Si2H6 flowing at 4 sccm with 40 
Torr pressure for 20 min.  
The annealing condition of 650 °C yielded wires, indicating that H2 has reduced the oxide 
layer on the In metal surface. Experiments annealed at higher temperature did not yield any 
improvements in wire growth than the substrates annealed at 650 °C due to metal evaporation. 
4.2.4 Results and discussion 
 
Figure 4-3. SEM image of In catalyzed SiNW growth 
The SEM image in Figure 4-3, shows entangled SiNWs with diameters ranging from 100 
nm ~ 120 nm. Further studies also show that, unlike Au catalyst that allows Si to nucleate with 
Si2H6 gas at 400 °C 
86, In catalyst cannot achieve the nucleation at this temperature.  
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Figure 4-4. In catalyzed SiNW STEM analysis. (a), (b) HRTEM images of SiNW sections; (c) color elemental 
mapping of Si, In and O with (d) corresponding EDS normalized element counts of the signals across the radial 
location of the image from (c). 
High resolution transmission electron microscope (HRTEM) images, Figure 4-4 (a) and 
(b), indicate that the wires have an amorphous shell around a polycrystalline core. The elemental 
mapping of Figure 4-4 (c) shows the correlation between the In concentration and the 
polycrystalline regions within the center of the wire as illustrated in Figure 4-4 (a) and (b). 
Although the Si signal is evenly distributed across the wire, the In signal is concentrated at the 
center. The EDS mapping analysis suggests that the amorphous deposition of Si through VS 
growth mechanism is occurring during In catalyzed VLS growth.  
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4.3 In catalyzed GeNW growth in CVD 
 The binary phase diagram of In and Ge is very similar to In and Si87-88. They share the 
same melting temperature 157 °C and the solubility of In within Ge lattice is also extremely low, 
at 7x10-2 at % around 300 °C. This means that the annealing strategy discussed in our previous 
section would also work but the growth parameters would have to be modified. In our studies, the 
annealing temperature of the In film of 20 nm (evaporated by electron beam evaporator) was set 
at 650 °C with a H2 flow rate of 200 sccm and 40 Torr pressure for 25 min. The H2 gas was changed 
to Ar at a flow rate of 200 sccm, to build up the pressure to 400 Torr. The temperature was lowered 
to 580 °C to continue the GeNW growth for 15 min. But due to the limitation of our GeH4 gas 
concentration, building up the enough GeH4 partial pressure by using 10% of GeH4 in H2 to 4 Torr 
was not so successful. Completely closing the throttle valve could barely hold the pressure at 400 
Torr. At the conditions described above, which provided GeH4 partial pressure of 3.6 Torr, we 
could still have some nucleation sites on the edge of the growth chip. This result is very similar to 
Xiang et al87 reported results, but due to the low partial pressure of GeH4, a full coverage of the 
growth chip was not achieved. We did manage to get SEM images of the GeNW growth at some 
nucleation sites on the edge of the chip, as shown in Figure 4-5. 
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Figure 4-5. In catalyzed GeNW growth in CVD at 580 °C 
The colloid tips are not observed on the wire end, and wires are faceted, indicating a 
crystalline form of Ge on the wire surface. Although the yield of In droplets after the H2 anneal is 
abundant, due to a lack of GeH4 partial pressure, only certain sites allow NW nucleation.  
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Figure 4-6. In catalyzed GeNW grown at 570 °C. (b), (c) and (d) are different portion of Ge NW taken from (a) 
We also investigated how the growth time affected the morphology of the wire growth. 
Figure 4-6 shows the SEM images of one single GeNW grown at 570 °C for 50 min. The tip Figure 
4-6 (b) and the base Figure 4-6 (d) have different wire diameters, 75 nm and 104 nm, respectively, 
indicating VS crystalline shell deposition during the VLS growth.  
4.4 Bi catalyzed GeNW growth in CVD 
Unlike Au, which is a very deep level impurity metal for Ge, Bi is, similar to In, a shallow 
doping impurity metal for Ge. It can also be easily oxidized, so the catalyst needs to be annealed 
in reducing environment before NW growth. In our investigation, 25 nm of Bi metal film was 
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deposited on to the Si growth wafer by electron beam evaporation and was annealed at 820 °C 
using 100 sccm H2 for 5 min. This condition is required to reduce the oxide layer on the metal 
surface. Because Bi has a high vapor pressure, this high temperature will likely result in metal 
evaporation. Therefore, we need to keep the annealing step as short as possible and cool the tube 
as soon as the annealing step is over.  
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Figure 4-7. Bi catalyzed GeNW growth 
The parameters that we used in this study are temperature, GeH4 flow rate, HCl flow rate, 
pressure and growth time, and the results from multiple growth runs are listed in Table 4-1. 
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Table 4-1. Summary of Bi catalyzed GeNW growth parameter space 
Run ID Temp/°
C 
GeH4/s
ccm 
HCl/sccm Pressure/
Torr 
Time/
min 
Description 
R185 
(A) 
300 20 0 150 30 Sparse nucleation, highly tapered NW 
R191 
(B) 
350 20 0 50 25 Many nucleation sites, highly tapered/long 
wires 
R192 
(C) 
400 20 0 50 25 Many nucleation sites, rigid pyramid spikes 
both faceted & amorphous shell 
R194 
(D) 
300 20 0 50 80 More nucleation sites than R185. 10~20 um 
long wires, not faceted. 
R195 
(E) 
400 20 0 5 40 sparse rigid faceted pyramid spikes, substrate 
base coated 
R200 
(F) 
400 20 0.5 5 150 Bubble formed on the surface, longer 
pyramid, increased aspect ratio 
R202 
(G) 
400 20 1.5 5 150 No bubble formed on the surface, increased 
aspect ratio spike 
R203 
(H) 
400 20 4 5 150 Even longer pyramid than R202 
 
The temperature parameter controls the colloid size and therefore, it also controls the 
diameter of the GeNWs. If the temperature is low, like 300 °C in Figure 4-7 (A) and (D), we 
observe a diameter of ~ 40 nm. Higher growth pressures also mean larger GeH4 partial pressure, 
which results in more nucleation sites in (A) compared with (D). When the growth temperature 
increases, the colloid size also increases dramatically, and because Bi has non-negligible 
evaporation rate above 300 °C, the colloid diameter would continue to shrink as the wire grows. 
This is exactly what we observed in (B): a tapered wire and more nucleation than (A). We also 
observed that when growth temperature gets to 400 °C, the VS growth mechanism starts to 
dominate the VLS growth mechanism. If the pressure is high, e.g. panel (C), more pyramidal Ge 
structures would form. The sites for nucleation also decreases when the pressure drops, e.g. panel 
(E). At high temperatures, adding HCl greatly changes the surface chemistry on the GeNWs. 
Adding 0.5 sccm HCl is not enough to stabilize the liquid colloid, resulting In bubble-like 
morphology on the surfaces, as shown in panel (F). But increasing the HCl flow to 1.5 sccm or 
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even 4 sccm greatly increased the aspect ratio of the pyramid, changing the morphology back to 
NW again.  
4.5 Wet chemistry method 
GeNWs can also be synthesized using wet chemistry method. All GeNWs that we used in 
later studies were grown by Emma Mullane89 from Dr Kevin Ryan’s lab. Briefly, the stainless steel 
reaction substrates were prepared by evaporating 20 nm thick layers of 99.99% In or Bi in a 
glovebox based evaporation unit. The substrates were stored in an Ar glovebox prior to reactions 
to minimize O2 contact. The reactions were carried out within the vapor phase of the high boiling 
point solvent squalane. 10 mL of squalane was loaded into the long necked round bottomed flask 
along with the catalyst (In or Bi) covered substrate. The furnace was ramped up to 110 °C, held at 
this temperature and degassed under vacuum for 30 min. After synthesis, the substrates were 
simply rinsed with toluene to remove excess solvents and dried using nitrogen.  
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Chapter 5 Group IV nanowire active dopants evaluation 
NW structures can constitute the channel for functional targeted electrical conduction in 
field-effect transistors. These devices are interesting both for the possibility to study fundamental 
electrical properties of these 1D systems and for the search of a new platform for electronic circuits 
as a possible route of maintaining Moore’s Law. Although NWFETs have been demonstrated in 
many materials, such as SnO2 or ZnO due to their electrochemical applications, most of the efforts 
on these devices have been devoted to group IV semiconductors for their obvious advantage of 
maturity of microelectronics knowledge. Bottom up group IV NW systems are good FET 
candidates due to the easily accessible gate wrapping for better electrostatic control90, good 
ON/OFF ratio10, quasi 1D ballistic transport91 and easy reproducibility for growing abrupt 
heterojunctions19. Despite these advances, many challenges remain in both understanding and 
controlling the doping of NWs and their corresponding devices.    
5.1 Background for NW doping and their physical properties 
Semiconductor doping is usually used to provide charge carriers to control the Fermi level 
and tune the transport properties of the material. It is known, especially in NWs, that not all dopant 
atoms are electrically active due to several reasons such as dielectric confinement92, quantum 
confinement93, dopant segregation94, if the wire diameter is less than 10 nm. Other factors such as 
surface of dangling bonds95, donor-pair defects stability96, or donor deactivation from dielectric 
mismatch97, however, strongly depend on the NW surface chemistry and environment. As group 
IV NW candidates become popular for future high performance electronics, higher carrier mobility 
is required. Recently, performance enhancements from Ge/SiGe core/shell structured NWFETs 
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with different Si content in the SiGe shell demonstrated that the reason for the improved device 
performance is the stronger confinement with higher Si content98. Understanding the factors 
influencing mobility and carrier concentration provides guidelines for making new discoveries for 
more efficient NW devices. Unfortunately, NWs are challenging to characterize due to small 
dimensions and complex geometry. One of the most effective ways to extract the mobility values 
from NW devices is the field effect method99, and it has been widely applied for group III-V NWs 
as well100-102. Measuring the mobility values through the field effect method require accurate 
understanding and evaluation of the gate capacitance. However, due to complicated structure and 
small length scales for obtaining the accurate reading, such attempts were replaced by theoretical 
work103, which has been used in several academic publications104-106. The analytical function (5.1) 
to calculate the gate capacitance of the backgate NWFET,  
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where L is the length of the NW device, C is the capacitance, ε0 is the vacuum permittivity, εr and 
t are the relative dielectric constant and the thickness of the MOSFET dielectric layer respectively, 
and R is the radius of the NW. The key assumption of in this equation is that the cylindrical NW 
is treated as infinite metallic bulk material. If the material is a semiconductor, however, this 
equation would fail to comply because unlike a metal, the charge carrier distribution from the 
semiconductor has a completely different distribution compared with the metal. 
In this study, we used the backgate geometry for NWFET device fabrication and performed 
I-V measurements on the device as a function of the applied gate potential. In the meantime, we 
also used finite-element simulations with COMSOL software to evaluate the capacitance of the 
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NWFET device, providing a more accurate analysis of the electrical mobility. We also compared 
the simulation results with our experimental results.  
It is already known that, by measuring the transfer characteristics, we can deduce the 
electrical mobility value by the following equation107: 
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where ISD is the source-drain current, VSD is the source-drain voltage, RC is the contact resistance, 
LNW is the length of the NW, A is the cross-section of the NW, q is the elementary charge, μ is the 
mobility, n0 is the charge carrier concentration with zero gate potential, and C is the MOSFET 
capacitance. By using a four-point-probe measurement, the contact resistance can be neglected. 
Omitting RC from equation (5.2) we would get: 
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Therefore, by getting the slope from the linear region of the ISD with respect to VSD, and plot the 
slope against VG, it will give mobility value whereas the intercept will give the effective carrier 
concentration. 
On the other hand, in the ISD versus VSD linear region of the MOSFET working curve, when 
VSD << (VG-VT), where VT is the threshold voltage, we have
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In this case, the linear region gives: 
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Comparing the two equations (5.3) and (5.5) we can easily see that, by fitting the slope values 
from the ISD versus VSD plot against the gate potential, the newly created linear fit slope and 
intercept are two very important parameters to relate to the mobility as well as the charge carrier 
concentration in the MOSFET. 
5.2 GeNW FET gating response 
5.2.1 GeNW gating device fabrication 
Two types of GeNWs were investigated in this study: solution grown p-type In catalyzed 
GeNWs and n-type Bi catalyzed GeNWs. The growth method is discussed in Section 4.5. As the 
growth continues, catalysts atoms are constantly lost from the colloid tip, serving as in situ dopants 
inside the wire. The wires were suspended in isopropanol after the synthesis.    
Device wafers used were 3’’ P/Boron <100> 380 μm SSP 0.001-0.005 Ωcm with 40 nm of 
standard LPCVD wafers purchased from UniversityWafers. The markers fabrication is the same 
as discussed in Section 2.2. The suspended GeNWs in isopropanol were sonicated, and 10 µL 
liquid was micro-pipetted on a marker device substrate kept on a 45 °C hot plate. The registration 
and metal contact design were the same as we described in Section 2.2. Unlike SiNWs, GeNWs 
can react with water, so we limit the amount of time used for etching. After the PMMA contact 
design was ready, the device chip was etched in BHF Improved (Transene) solution for 2 s, rinsed 
in Milli-Q water twice for 2 s each and isopropanol for 10 s before loading the chip into the electron 
beam evaporator. The first 3 nm Ti layer was deposited with rate of 0.1 Å/s after the chamber was 
pumped overnight when pressure dropped to 2 x 10-7 Torr. The second layer of 150 nm of Pd was 
deposited with rate of 0.3 Å/s for the first 10 nm and 1 Å/s thereafter. The chip was lift-off in the 
same way as described in Section 2.2.  
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5.2.2 GeNW two-terminal gate response 
 
Figure 5-1. GeNW 2-Terminal device and I-V gate response 
All the GeNW device substrates were scratched by diamond scribing pen (Ted Pella) on 
the gate side to remove the oxide layer before relocating to the PCB measurement platform. The 
center of the board was covered by copper and it was connected to the Keithley 2636B source 
meter, as the schematic configuration shown in Figure 5-1 (A). SEM image of an In catalyzed 
solution grown GeNW device is shown in Figure 5-1 (B).  From this batch of measured wires, the 
diameter distribution is from 50 nm ~ 60 nm. Figure 5-1 (C) shows the gate response of the 
In/GeNW when the gate potential changed from -20 V to 20 V. As we discussed before, In not 
only served as the growth catalyst droplet at the tip of the GeNW, guiding the growth but also 
served as dopants inside GeNW. By modulating the gate potential, the In/GeNW could be 
completely turned off. The behavior of the modulation agrees well with p-type depletion mode 
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MOSFET characteristics. On the other hand, solution grown Bi catalyzed GeNW shows the 
opposite characteristics, shown in Figure 5-1 (D), even though we had limited modulation by 
varying the gate potential under ±20 V. The Bi/GeNWs all showed p-type depletion mode 
MOSFET behavior. These measurements provided direct evidence for the dopant types even 
though no additional dopants were introduced during the growth procedure. For these two types 
of GeNWs, the conductance can be calculated for different gate potentials, and we can deduce the 
MOSFET mobility from the relationship between the conductance and the gate potential. Detailed 
results will be discussed in Section 5.7. 
5.3 SiNW FET gate response 
5.3.1 SiNW FET device fabrication  
n-type SiNWs were nucleated at 450 °C using 20 nm of Au colloids with 200 sccm of H2, 
4 sccm of SiH4, at 40 Torr for 5 min. The temperature was ramped down to 420 °C with ramping 
rate of 1 °C/min for 30 min to limit the amorphous VS coating on the SiNW surface. The gas flow, 
pressure and also the temperature were maintained for 4 hours at 420 °C before the stock wire 
growth chip was ready for device fabrication. The encoded doping level for this type of n-type 
SiNW was calculated to be 5 x 1019/cm3. 
SiNWs were fabricated as NWFET devices for four-point-probe measurements, which 
have multiple contacts on each single NW, usually more than 5. The SiNWs went through a 
complete process of dry-transfer on marker gate substrate, registration, electron beam lithography 
and development in MIBK, before reaching the etching step at the evaporation stage. Due to 
relatively low doped SiNW from previous failed trials with Ti/Pd metal contacts, we determined 
that Ohmic contacts are critical for the measurement success. Therefore, we chose Ni metal as the 
contact metal because it can form a silicide with the SiNW. The device substrate was etched in 
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BHF Improved solution for 10 s, rinsed in Milli-Q water twice for 15 s each, and isopropanol for 
5 s before immediately being loaded into the electron beam evaporator. The evaporator was 
pumped for 15 hours until the pressure reached 2.7 x 10-7 Torr. The first 1~2 nm of Ni metal was 
evaporated with 0.1 Å/s rate. Due to degassing of Ni metal, the pressure increased to 5 x 10-7 Torr 
very easily. The rate was slowly ramped up to 0.3~0.5 Å/s after 10 nm thickness and stopped when 
100 nm thick of Ni film was reached.  
5.3.2 Ni/SiNW rapid thermal annealing 
Ni has been proven to be an easy candidate for forming metal-Si junctions108-111. However, 
care has to be taken because as more Ni atoms diffuse into the Si lattice, the transformed silicide 
will expand, resulting in a Ni/Si thickness change from 0.5 up to 3 and silicide thickness ratio 
increase from 1.02 to 2.15110. Annealing conditions for less Ni propagation and diffusion but for 
high-quality contacts happen mostly between 400 °C to 500 °C for less than 3 min. Yet, different 
wires, diameters, and doping levels require different annealing strategies. 
Before annealing, 2-Terminal I-V sweeps of the SiNW showed 10 nA or less of current, as 
shown in Figure 5-2 (A). Four different SiNWs didn’t have linear response.  
 
Figure 5-2. SiNW with Ni contact I-V sweeps before and after annealing 
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All our annealing tests were performed in a MILA-5000 Mini Lamp Annealer (ULVAC). 
A typical annealing process requires loading the sample, pumping the chamber to vacuum, re-
pressurizing the chamber back to atmosphere with forming gas (5% H2 in N2, Airgas), and running 
different temperature ramping curves as pre-programed. After the three consecutive annealing 
processes, 2 °C/s from room temperature to 400 °C for 15 s, 2 °C/s from room temperature to 425 
°C for 20 s, 1 °C/s to 500 °C for 60 s, device D49_1 survived, and individual I-V sweeps are shown 
in Figure 5-2 (B). The effect that the annealing has on the I-V sweeps are dramatic, and the current 
has been increased by more than 2 orders of magnitude. However, most of the SiNWs still did not 
give linear response, meaning that more rigorous but complete formation of silicide is required to 
have the linear response.  
After several trials on different device chips, we found that a fast temperature ramping rate 
could damage the metal-semiconductor contact due to heavy heat stress and rapid volume change 
during the silicide formation process. A typical failed ramp would be 12 °C/s to 500 °C for 30 s, 
bending the metal-semiconductor junction, or even breaking it. An annealing strategy for our best 
annealing result used was ramping the temperature to 400 °C with 3 °C/s rate, and staying at 400 
°C for 3 min, and ramping down with the same rate to room temperature. Ni diffusion was limited 
to be less than 1 μm yet the device I-V sweep does appear to be linear in this case.  
5.3.3 SiNW four-point-probe measurement 
All SiNWs were tested with four or more Ni contacts on each individual wire, and any 
candidates with less than 4 Ohmic contacts were discarded from the four-point-probe 
measurement. The device we investigated is shown in Figure 5-3, after it has been annealed. The 
inset of Figure 5-3 shows a smooth yet very clear transition of the silicide to the SiNW. The yellow 
arrow indicated how the current was flowing through the device, through the two external contacts 
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from the Keithley 2636B current channel. The other two internal contacts were connected to the 
other channel for DC voltage measurement while forcing the current of this channel to be zero. 
The second Keithley 2636A had one channel connected to the backgate of the device, similarly to 
the 2-Terminal test. Two Keithleys were connected through TSP-Link Ethernet cable so the current 
flow, voltage measurement as well as the gate potential application can be synchronized. Complete 
measurement was accomplished through two embedded for-loops in a MATLAB program 
controlling the two synchronized Keithley source meters. After the gate potential was set and 
settled for 2 s, the external drain-source current was set and the internal drain source voltage was 
measured. The first for-loop swept all the values of IDS, and the second for-loop swept all the values 
of VG until all the readings were complete.  
 
Figure 5-3. SEM image of SiNW four-point-probe 
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Figure 5-4. n-type SiNW backgate measurement: (A) four-point-probe measurement of the external and internal 
sweep. (B) conductance on gating response between 2-terminal and four-point-probe measurement. (C) drain source 
current against drain source voltage response on fine backgate sweep. (D) four-point-probe data extracted from (A) 
to compare with (C). (E) 2-terminal drain source current against backgate potential response on fine drain source 
voltage sweep. (F) four-point probe current against backgate potential on fine drain source voltage sweep. 
As shown in Figure 5-4 (A), the current flowing into the SiNW was swept from -40 nA to 
40 nA. The blue data points were collected from the internal voltage channel and the red points 
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were collected from the external voltage channel, when the gate potential changed from -17 V to 
20 V with a 0.5 V step size. Note here that the region for gate modulation was not symmetric 
because of the leakage current affecting the VDS reading in the depletion region. The actual IDS in 
this case was very small. Also, in order to compare these two kinds of results, an internal two-
terminal gate response was performed on the same internal two contacts, shown in Figure 5-4 (C). 
The two-terminal sweeping VDS range was -0.5 V to 0.5 V and IDS values were measured according 
to different gate potentials from -20 V to 20 V. From Figure 5-4 (A), the IDS values were cropped 
between VDS from -7.5 mV to 7.5 mV so that the resulting Figure 5-4 (D) was plotted the same 
way as Figure 5-4 (C). The slopes of each individual line were calculated separately, and plotting 
these values against the gate potential, we have Figure 5-4 (B). From here, we can see that the 
contact resistance for the SiNW MOSFET device was negligible so that the two-terminal and four-
point-probe measurements are very similar, in terms of conductance and the region boundaries 
(depletion, linear and saturation). If we plot IDS against VG for all VDS values for both two-terminal 
and four-point-probe measurements, as seen in Figure 5-4 (E) and (F), both panels have almost 
identical depletion/linear/saturation regions divided by VG values at -3 V and -13 V respectively, 
even though the data were collected from different VDS values. This is the experimental proof of 
the discussion that we had from Section 5.1. Both the conductance and IDS on VG modulation can 
be used to calculate the mobility, under the condition that we have an accurate approximation of 
the capacitance, which we will discuss in Section 5.6. 
5.4 STEM image analysis and chemical doping level assessment 
High resolution quantitative EDS mapping has been used to accurately determine the 
chemical doping level as a result of in situ phosphorous doping of the SiNWs33 using PH3. In this 
study, we used the same method to determine the In and Bi content inside the GeNWs, as shown 
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in Figure 5-5. From HAADF and the elemental mapping images in Figure 5-5 (A) and (D) the 
metal content can only be seen at the tip of the NW. Even though the GeNW does not appear to 
have metal content doped in it from the EDS mapping image, from the axial scan quantitative 
analysis from panels (B), (E), (C) and (F) we can see that the dopants concentrations vary between 
0.1%~1% for In and 0.2%~2% for Bi. But GeNW catalyzed by In has higher oxygen content than 
the one catalyzed by Bi due to its smaller diameter and its susceptibility to oxygen. Meanwhile, 
larger diameter GeNW catalyzed by Bi shows more uniform element concentration both from axial 
and radial scans, as illustrated in panel (F). The Ge signal profile almost overlaps with Bi profile, 
indicating its doping uniformity both from axial and radial directions. Compared with Bi catalyzed 
GeNW, In catalyzed GeNW shows less uniform In doping as the In signal is not tracing the profile 
from Ge profile, as the center of the wire has less In content. Macroscopically, the chemical doping 
of In atomic percentage is around 0.5% and Bi is 1% from our EDS area averaging analysis.  
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Figure 5-5. Characterization of solution phase grown GeNWs catalyzed by In and Bi. (A) and (D) are the HAADF 
images of the two individual GeNW and corresponding EDS elemental mapping, scale bar is 250 nm. (B) and (E) 
are the axial scan while (C) and (F) are the radial scan of the elemental mapping counts. 
5.5 COMSOL modeling for back gate NW FET device 
The COMSOL model has been based upon the basic semiconductor drift and diffusion 
processes. The concentration and type of the charge carriers are dictated by the doping level as 
well as the dopant type of the NWs. The simulation was based upon the assumption that the NW 
is uniformly doped, and the dopants are completely ionized. Also, we assume Shockley-Read-Hall 
recombination can be neglected because the device is governed by the majority carriers. 
 
Figure 5-6. COMSOL 3D simulation of SiNW FET geometry. Note: the reference scale bar of on the x-direction 
from was shrunk so that it could fit into the figure. 
The full 3D simulation was based on the geometry model of three materials: Si3N4 
dielectric film at the base, semiconductor cylinder (Si or Ge), and the air environment. The total 
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length of the NW was chosen to be 2 μm in order to avoid the distortion of the charge carrier flow 
from the metal contact when the length is shorter than 500 nm. A small air gap of 5 nm was 
reserved between the NW and the substrate to avoid singularity when solving the model if they are 
in contact. The metal contact on the drain and source covered the top half of the NW. The dielectric 
substrate thickness was set to be 40 nm, the same as the actual substrate that was used in the real 
device chip.  
Appropriate solutions for different combinations of boundary conditions were split into 
several steps. The first step is to find the solution for the electric potential, ψ, as in the Poisson’s 
equation107: 
 2E          (5.6) 
where ε is the permittivity of the corresponding semiconductor material (Si or Ge), E is the 
electric field, and ρ is the charge density, which can be formulated as  
  D Aq N N n p       (5.7) 
where
 
ND is the donor impurity concentration and NA is the acceptor impurity concentration. 
Together we assign D AN N N   as the doping level. In this case, N carries the sign depending 
on whether the dopant is n-type (+) or p-type (-), where n and p are the concentration of electrons 
and holes, both of which are positive, and q is the elementary charge.  
Because when the doping level becomes degenerate, the mobility values become functions 
of doping level as empirical relationships112, mobility unit is in cm2/(V·s) whereas doping level N 
unit is in cm-3. 
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for silicon, and  
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for germanium113-114.  
Initial conditions for the electron and hole concentrations are calculated by solving the mass-
action law pn=ni
2 and the neutrality condition n+NA=p+ND. 
 
2 24
2
i
init
N n N
n
 
   (5.12) 
 
2 24
2
i
init
N n N
p
 
   (5.13) 
where , namely the intrinsic carrier concentration, is defined as  
 exp
2
g
i C V
E
n N N
kT
 
  
 
  (5.14) 
For silicon Eg is the bandgap energy with value of 1.12 eV. NC and NV are the conduction 
and valence band density of states, with values of 2.86 x 1019 and 2.66 x 1019 cm-3, respectively. k 
is Boltzmann’s constant and T is thermodynamic temperature in Kelvin. The values for Eg, NC and 
NV for Ge calculation are 0.661 eV, 1 x 10
19 and 5 x 1018 cm-3 respectively. 
In our model, the reference potential is the vacuum level because it is the simplest case 
when several materials have different electron affinity values. In our case, the substrate is 
in
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degenerately doped p-type Si wafer with the doping level of 1 x 1020 cm-3, therefore the electron 
affinity of the substrate is defined by  
 ln
2
g
sub Si
i
E N
kT
n
      (5.15) 
which results in a value of 5.296 eV as the substrate work function. For the 40 nm thick Si3N4 
dielectric layer, we use 2.1 eV as the electron affinity115 and its default dielectric constant value of 
9.7 from COMSOL material library.  
The initial condition of the potential of the model, we use the value of the following: 
 
ln ,    p-type
2
ln ,       n-type
2
ginit
g
i
init
ginit
g
i
EpkT
V
q n
EnkT
V
q n




   

 
   


  (5.16) 
as the n and p are defined by equation (5.12) and (5.13). χ is the electron affinity of the 
semiconductor, which is 4.15 eV for Si, or 4.00 eV for Ge. Vg is the gate bias applied on the 
dielectric layer. 
When the applied drain/source bias and also the gate bias are zero, the charge carriers of 
electrons and holes reach equilibrium. The values are given by  
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where ψ0 is the solution of the Poisson’s equation. As the space charge density value applied 
becomes 
  0 0q p n N      (5.18) 
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after finite number of iterations, COMSOL will reach a solution of ψ0 that is accurate enough to 
be the potential for the whole model. And we will apply this potential to the second step to be used 
as the initial condition for electrostatic and transport species coupled study. 
When drain/source bias and gate bias is applied on the metal contacts to the NW, the charge 
carriers calculated from the previous step will start to go through a drift and diffusion process, 
governed by the equation: 
   0i i iD c c    u   (5.19) 
We use the potential ψ to calculate the carrier drift velocity field u, as  
      u E   (5.20) 
where the diffusion constants of electrons and holes are derived from mobility through Einstein 
relation: 
 
kT
D
q
   (5.21) 
The fully coupled study of the electrostatic and electron and hole transport nodes will 
eventually converge to the model solution, giving values for ψ, n and p respectively. For each 
single NW parameter set, the computation of the resistivity gating response was completed by 
going through four steps. The first step was to solve the Poisson equation so the potential 
distribution of the whole 3D space is determined. The second step was to compute the charge 
carrier concentration inside the semiconductor NW by using the Lagrangian multiplier at the metal 
contact (weak constraints). The third step was sweep the gate potential and find out the 
corresponding result change due to varying gate potential, and the fourth step was to sweep the 
drain-source potential at zero gate potential to figure out the resistivity change. 
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5.6 COMSOL modeling results and discussion 
5.6.1 Resistivity response 
We swept all the parameters for gate potential and drain source potential on the 100 nm 
diameter SiNW and GeNW, the results are summarized in Figure 5-7. Ge has lower resistivity 
values than Si if they are doped at the same level, because the mobilities of Ge for both electrons 
and holes are much higher than Si. Nevertheless, the resistivity response from the gate potential is 
almost the same. Both experience orders of magnitude increase within ±20 V of gate potential. 
When the doping level is low, e.g. lower than 1x1018/cm3, the resistivity will be very sensitive 
below ±5 V. If the doping level is larger than 5x1018/cm3, both resistivity values stay the same 
within the gate potential under discussion.  
 
Figure 5-7. Simulated resistivity of Si and Ge NW with 100 nm gate response 
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5.6.2 Capacitance diameter dependence 
The dielectric constant used for Si3N4 layer in our simulation was 9.7, and if we plot the 
capacitance per unit length from equation (5.1) we have Figure 5-8. 
 
Figure 5-8. Analytic expression of the MOSFET capacitance diameter dependence 
However, as we discussed in Section 5.1, the capacitance of the MOSFET is not only a 
function of the diameter but also a function of the doping level. From our 3D COMSOL model, 
integrating the space charge density 
  dopingQ q p n N dV     (5.22) 
of the NW device we can figure out the total charge, and by plotting the total charge against the 
gating potential, the best fit line slope becomes the capacitance that we are looking for.  
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Figure 5-9. Capacitance per unit length of the SiNW n-type (A) data points extracted from COMSOL simulation (B) 
projected filled contour line plot of (A), unit pF/m. 
In our study, we doping levels starting from 1x1017/cm3   to 1x1019/cm3 and diameters from 
20 nm to 300 nm, and we calculated the capacitance per unit length. All the points were fit into a 
linear polynomial surface and the filled contour line was plotted as Figure 5-9 (B).  
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Figure 5-10. Summary of the capacitance per unit length (pF/m) contour lines for different combinations (A) SiNW 
n-type (B) SiNW p-type (C) GeNW n-type (D) GeNW p-type 
For all SiNWs and GeNWs with different dopant combinations, contour line plots were 
represented similarly as in Figure 5-10 (A)~(D). These values are much smaller than Figure 5-8 
predicted, indicating that the analytic Equation (5.1) overestimates the capacitance value by 10 
times. From the contour trend line we can see that increasing the doping level has limited capability 
of increasing the capacitance. For a certain type of dopant and a certain diameter, increasing the 
doping level can increase the capacitance value be 20%~50% but not 10 times more. These results 
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become the guidelines for determination of the mobility of 1-D nano devices, and allow us to better 
understand carrier transport at the nanoscale.  
5.7 Mobility discussion 
The carrier mobility is a major factor in determining the performance of electronic devices. 
As the dimensions of the nanoelectronic devices continue to shrink, it is critical to find out how 
these devices perform and if the mobility does deteriorate, how to improve. The conventional 
method for obtaining mobility of semiconducting NW is to use the following equation116: 
 
2
DS NW
G DS
dI L
dV CV
    (5.23) 
Both Equation (5.5) and Equation (5.23) can be used to calculate the mobility and the two 
actually are very similar. However, since the threshold voltage has direct relationship with the 
carrier doping level only Equation (5.5) can be used to approximate the doping level.  
5.7.1 SiNW mobility and active dopants 
Determining the mobility requires accurate evaluation of the capacitance, and from our 
discussion from Section 5.6.2, the capacitance depends on the doping level, as well as the diameter 
of the device that was measured. The geometrical parameters were obtained by using ImageJ 
software on the SEM images in Figure 5-3, finding LNW to be 2.068 µm and the diameter R to be 
31.1 nm. Also the four-point-probe measurement at VG=0 V scan showed a resistivity value of 
8.33 mΩ·cm, which corresponds to 6x1018/cm3. This value is very close to the 10% electronic 
active dopants conclusion from the measurement of the resistance against contact separation 
method33 since the encoded doping level of the SiNW sample is 5x1019/cm3. With these two values 
fitting into the contour plot in Figure 5-9 (B), we can determine that the capacitance per unit length 
for this type of SiNW is 42.1 pF/m, thereby getting the C value to be 8.71x10-17 F. Note, comparing 
it with the result by using the Equation (5.5), we also find that the C value would become     
 60 
1.14x10-14 F without the COMSOL correction, showing 2 orders of magnitude of overestimation 
of the capacitance of the device. 
 
Figure 5-11. SiNW MOSFET conductance gate potential linear response fit 
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The fitting for all slopes involved into the mobility calculation should be within the linear 
region. Therefore, for devices shown in Figure 5-4 (E) and (F), the linear region is between VG of 
-13.5 V and -3 V. Since the slopes of all I-V curves in Figure 5-4 (C) and (D) are conductance, 
and within the linear region it is a function of gate potential VG, as in Equation (5.5), we can plot 
the conductance against VG, as shown in Figure 5-11 (A). Interestingly, the conductance does not 
quite follow a direct perfect linear relationship with the gate potential. The connected scatter plot 
from (A) can be fit into two regions, (B) and (C) respectively, and each fit has its own slope. 
Meaning there are two mobility values dominating on each region. Low gate field between -3 V 
to -8 V has slightly higher mobility value than high gate field region between -8 V to -13.5 V.  
The fitting function from Figure 5-11 (A), (B) and (C) are listed in Table 5-1. 
Table 5-1. Linear fitting results fitting for SiNW MOSFET shown in Figure 5-11 
Panel (A) (B) (C) 
Slope (S/V) 
2.5511·10-7 3.2477·10-7 1.8009·10-7 
Intercept (S) 
4.3419·10-6 4.7300·10-6 3.5163·10-6 
Mobility (cm2/(V·s)) 
125.26 159.46 88.42 
Concentration (cm-3) 
5.89·1018 5.04·1018 6.76·1018 
 
From another set of calculations using Equation (5.23), a linear fit for the transconductance 
also shows the same slope values from Table 5-1 in all three regions, confirming that the 
conductance and transconductance linear fits are the same. Since the results listed were taken from 
four-point-probe measurements, no contact resistance was included in the mobility results. The 
linear fit of the conductance gave us even more information about how the mobility changes with 
respect to the gate potential, which confirmed the conclusion that the scattering limited process is 
the main reason for this electric field dependent mobility behavior117. On the other hand, the carrier 
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concentration extracted from the slope and intercept in the conductance linear fit plot also agrees 
with resistivity measurement result, giving values of about 10% of the encoded doping level of the 
SiNW. 
5.7.2 GeNW mobility and active dopants 
In this section, we will use the same method that was applied for SiNWs and apply it for 
the solution-grown GeNW devices. Since both In catalyzed and Bi catalyzed GeNWs showed all 
linear I-V responses, we know that the results from 2-Terminal and four-point-probe 
measurements would be identical, as shown in Figure 5-4 (B).  
The general steps for the calculations are the same as done in SiNWs. First, we find out the 
approximate doping level values from the experimental resistivity values118 and measure the 
device wire diameter accordingly from the SEM images. These are the two parameters that we 
would need to fit into the capacitance fitting function that we simulated from the COMSOL model, 
as illustrated in Figure 5-10 (C) and (D). After we calculated the capacitance from the fitting result 
as well as the length from the SEM images, we performed the same conductance linear fitting as 
described in Section 5.7.1.  
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Figure 5-12. In catalyzed GeNW gate transfer characteristics 
Figure 5-12 (A) shows the In catalyzed GeNW gate transfer characteristic curves with 5 
mV fine VDS sweep. The data was plotted differently from Figure 5-1 (C) but it was from the same 
NW device. From these gate transfer characteristic curves we see that SiNWs and GeNWs share 
different features. SiNWs have a very distinctive saturation region whereas GeNWs have not 
reached saturation (within the scope of our instrument capability). For this GeNW MOSFET 
device, full depletion mode was achieved at 20 V as shown in Figure 5-12 (A) all IDS values 
decreased towards zero. Figure 5-12 (B) illustrates how the conductance changes with respect to 
the gate potential and the best fit line for all experimental data. With this fit, we can evaluate the 
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mobility value of 150 cm2/(V·s) from the slope and doping level of 3.5x1018/cm3 from the intercept 
of Figure 5-12 (B).  
Figure 5-13 lists the mobility values and active doping levels using the method described 
previously for the solution grown GeNWs. Figure 5-13 (A) and (B) are the scatter plots for the 
mobility values extracted from the conductance fitting method. Both In and Bi catalyzed GeNWs 
have data points above 200 cm2/(V·s), but most of the points are below 150 cm2/(V·s). Bi catalyzed 
GeNWs have wider wire diameter distributions whereas In catalyzed ones range between 55 nm 
to 70 nm in diameter. Mobility values do not show a clear indication on the diameter dependence. 
However, if we exclude the outliers from both plots, the scattered points are in the 50 cm2/(V·s) to 
150 cm2/(V·s) range. The average of mobility value In catalyzed GeNWs gives is 97 cm2/(V·s), 
slightly smaller than Bi, which gives 110 cm2/(V·s). 
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Figure 5-13. GeNW mobility statistical results. (A), (C), (E) are from GeNW In catalyzed samples. (B), (D), (F) are 
from GeNW Bi catalyzed samples. (CF: conductance fitting) 
Using resistivity for doping level approximation has been widely applied on bulk 
semiconductors. For NWs, however, the case is different. Shown from Figure 5-13 (C) and (D), 
we can see that methods using the doping level N and resistivity ρ, both overestimated the mobility 
values by twofold or more. This could be a generalized phenomenon happened to NW due to large 
surface area and lattice distortions, giving certain contributions for surface roughness scattering 
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and phonon scattering. Additional experiments can be performed on the backgate device platform, 
such as varying temperature on the device chip, would allow us to shed more light on the origin of 
the mobility changes in GeNWs. From our histograms, Figure 5-13 (E) and (F) show different 
statistics. Bi catalyzed GeNWs obviously are more heavily doped than the In catalyzed, which 
agrees with the quantitative EDS analysis predicted. Meanwhile, even from the same batch of 
solution-grown GeNWs, the doping level can be different from wire to wire.  
Considering the empirical mobility expression given by (5.10) and (5.11), the expected 
mobility of the n-type and p-type GeNWs are 250 cm2/(V∙s) and 82 cm2/(V∙s) if all the dopants 
measured by EDS are ionized. Yet the mobility statistics for both type of GeNWs are from 50~150 
cm2/(V∙s) from our linear transistor conduction fitting. This clearly indicates that there are more 
scattering mechanisms for electrons, which further reduced the expected FET mobility. For holes, 
the same scattering mechanisms play a lesser role for the p-type GeNWs.  
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Chapter 6 Silicon nanowire photovoltaics 
Among various renewable energy technologies, photovoltaic devices that convert energy 
from sunlight into electricity directly have attracted wide ranging of interests both from academic 
and industrial communities not only because of solar energy’s abundance but also its 
environmental friendliness. This technology would help diversify energy production, and reduce 
carbon emissions, and reduce the impact of energy usage on nature.  
Even though solar energy is the most abundant source of energy, technological progress is 
still slow in making conversion of this form of energy into electricity a cost-effective technology. 
Solar panels made of Si modules contribute ~90% of the current photovoltaic market, and yet, the 
cost of the manufacturing is withholding its popularity to the general public. For the past few 
decades, research has been trying to optimize the efficiency and cost from the first generation of 
solar cells, mainly crystalline Si cells, to the second generation, which are amorphous Si, GaAs 
and CuIn1-xGaxSe2 (CIGS) materials. Recently, people are shifting from inorganic to new materials 
such as dye-sensitized119-121, organic122-124 and perovskite125-127, and significant progress has been 
made to improve the efficiency on different nanostructured materials, such as quantum dots128-129, 
nanocones130-131, nanofibers132 and nanocomposites133-134. Among different options, 
semiconductor NWs became popular in a number of applications, particularly photovoltaics. The 
term “nanowire” is generally used to describe material with large aspect ratio and with a diameter 
of 1~300 nm. When the diameter puts the radial dimension of these structures at or below the 
characteristic length scale 1 μm, physical properties are substantially altered compared with their 
bulk counterparts. The application of group IV NW arrays could provide significant reductions of 
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material consumption to replace the expensive III-V based solar cells. The introduction of 
nanostructures, radial core/shell structured NWs in particular, has gathered substantial interest due 
to their unique features involving the optical antenna effect, low surface reflectance, and efficient 
charge collection through their cylindrical geometry.  
In this chapter, we focus on the application and development of SiNW photovoltaic 
devices. In addition, the future prospects and challenges of 1-D nanostructured solar cells are 
discussed.  
6.1 Strategies for increasing the photovoltaic conversion efficiency 
 
Figure 6-1. Overview of geometries used for semiconductor p-n junction photovoltaic devices. (A) Conventional 
planar p-n junction that can be rearranged into a cylindrical geometry to form radial p-n junction NW. (B) Vertically 
oriented arrays of NW that facilitate charge separation in the direction perpendicular to illumination. (C) 
Horizontally oriented arrays of NW that increase the area of illumination but also facilitate charge separation 
Semiconductor NWs have become a popular platform for the development of both 
photovoltaic and photoelectrochemical solar energy devices. Traditional semiconductor 
photovoltaic devices are manufactured as planar p-type/n-type junctions. On the other hand, 
similar junctions can be realized in cylindrical form, as shown for the NW devices in Figure 6-1 
(A). The wire geometry can be formed using both bottom-up chemical synthesis21, 135-136, or top-
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down techniques such as deep reactive ion etching (DRIE)137. These radial p-n junctions have been 
encoded in wires with diameters ranging from nanometers to micrometers and have been 
successfully realized with a wide variety of semiconductor materials, including but not limited to, 
CdS138-139, GaAs140-141, GaN142-143, Ge31, 144 and Si21, 23-25, 136. 
The capability to separate the direction of light propagation from the direction of charge 
separation is one of the most frequently discussed motivations for developing wire-based 
photovoltaic structures, as illustrated in Figure 6-1 (B). In this case, the NW is oriented vertically 
so that the illumination direction is parallel to the wire axis, facilitating the charge carrier 
separation in the perpendicular direction with respect to the wire axis. This orientation allows high 
efficiency charge separation even with low-quality, low-cost semiconductor material if the wire 
diameter is smaller than the minority carrier diffusion length of the material. In addition, vertically-
oriented arrays of wires introduce antireflection, light scattering, and diffraction effects that can 
enhance light absorption145. Research and development has allowed the efficiency of SiNW arrays 
to approach the efficiency of the conventional planar geometry. 
Taking into consideration of the light illumination direction, horizontally-oriented NW 
arrays shown in Figure 6-1 (C) can have a larger light absorption area than the vertically-oriented 
array thereby further improving their photo conversion efficiency.  
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Figure 6-2. Overview of the general strategy for development of NW photovoltaic devices that use radial Si p-n 
junction as the charge separating scaffold for advanced solar cell architectures 
The construction of NW based-photovoltaic devices can be realized through the sequential 
construction of increasingly complex device architectures, as illustrated in Figure 6-2. The 
simplest structure (top left) is the type of crystalline single SiNW device which already has the 
potential to meet high performance metrics, and will be discussed in later sections. In order to 
move beyond these single Si structures, two parallel technologies must be developed. First, new 
strategies to design, synthesize, and fabricate advanced NW heterostructures that incorporate 
multiple components (semiconductors, dielectrics, and metals) can be developed to utilize the 
next-generation photovoltaic concepts, such as hot carrier collection146, multiple exciton 
generation147-150, surface-plasmon-mediated absorption enhancements151-154. On the other hand, 
strategies to assemble, network and integrate these individual NWs into one monolithic 
photovoltaic device can be developed to scale up NW technology to large-area device. These two 
direction can be pursued in parallel to develop next-generation devices based on SiNWs.  
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Figure 6-3. Concept for photovoltaic device using more complex nanostructures based on a SiNW platform. (A) 
Left, schematic of core/shell SiNW with SiGe alloyed interlayer. Right, absorption efficiency spectra for NW with 
no Ge (red dashed line), 5 nm (blue) and 25 nm (green) of Si0.5Ge0.5 interlayer incorporated in the intrinsic region. 
(B) Schematic of core/shell SiNW in which PbS quantum dots have been embedded within the intrinsic region of 
core/shell p-i-n SiNW structure. Bottom, plot of the electric field lines surrounding a quantum dot embedded in a 
SiNW. (C). Schematic of a large-area microconcentrator NW array photovoltaic device, utilizing a lenticular lens 
array to focus incoming sun illumination onto periodic horizontal arrays of NWs. 
To overcome the limitations imposed by a single material, the SiNW structures can be 
blended with other semiconductors to form complex heterostructures or alloy materials. In this 
case, Si can be alloyed with Ge to create SixGe1-x bandgap tunable interlayer structure within the 
intrinsic region in the existing radial p-n junction, illustrated in Figure 6-3 (A). By incorporating 
different thicknesses of Si0.5Ge0.5 interlayer into the intrinsic region of the radial Si/SiGe/Si NW 
structure, we can greatly enhance the absorption efficiency, especially for wavelengths greater 
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than 500 nm. The incorporation of a 25 nm thick of the alloyed layer shell increases the JSC of a 
single NW by 235% to a value of 18.0 mA/cm2. Unconventional solar cell devices could also 
achieve high efficiencies by exploiting third-generation solar cell concepts such as hot carrier 
collection and MEG155. In particular, research efforts have focused on the potential of 
semiconductor quantum dots (QDs) to facilitate efficient MEG processes156. In the SiNW radial 
structure platform, we suggest that QD materials such as PbS, PbSe or Ge could be embedded 
within the Si shell, as illustrated in Figure 6-3 (B). QDs could be deposited on SiNWs by physical 
vapor deposition processes, atomic layer deposition157 or plasma deposition. Depositing the QD 
structures affords the two-fold advantage of introducing a direct band gap semiconductor absorber 
as well as a material that could enable MEG effects. The strong built-in electric field of ~107 V/m, 
as illustrated in Figure 6-3 (B) could be used to rapidly and efficiently separate hot charge carriers 
within QDs on a sub-picosecond time scale. If high-efficiency devices based on SiNWs with radial 
p-n junctions are developed, these materials might be most effectively used in a microconcentrator 
solar cell design158, which would focus light onto a series of horizontal SiNW arrays. This design 
uses a lenticular lens composed of an array of cylindrical lenses to concentrate 1-sun illumination, 
as illustrated in Figure 6-3 (C). This design would represent an approximately 10-fold reduction 
in the amount of NW material needed to cover a macroscopic area for mild solar illumination 
conditions.  
Besides the above concepts to boost the SiNW photovoltaic performance, we also 
investigated strategies such an amorphous Si shell, dielectric shell etc., which will be discussed in 
detail in later sections. 
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6.2 SiNW radial p-n junction structure 
6.2.1 Crystal shell radial p-n junction 
To understand the potential photovoltaic performance of the core/shell p/i/n NW structures, 
we used finite-element modeling to probe the electrical characteristics of the radial junctions. 
Building on our previous modeling efforts136, we investigated the charge density, electric field, 
electrostatic potential, and internal quantum efficiency (IQE) values within the hexagonal cross 
section of the crystalline shell SiNW, depicted in Figure 6-4. 
 
Figure 6-4. Synthesis and characteristics of core/shell p/i/n junction SiNW. (A) Schematic of VLS growth of a p-
type NW followed by VS growth of intrinsic and n-type shells to form p/i/n core/shell structures. (B) SEM images 
of VLS-grown SiNW with a Au catalyst at the tip; scale bar, 100 nm. (C) SEM image of a core/shell p/i/n SiNW 
scale bar 100 nm. (D) End-on SEM image of a core/shell p/i/n NW showing a faceted, hexagonal shape with well-
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defined crystal planes; scale bar 100 nm. (E) Finite element simulation of core/shell p/i/n junction showing, from top 
to bottom, doping level distribution N, charge density distribution ρ, electric field distribution E, electrostatic 
potential ψ, internal quantum efficiency under optical excitation. All simulations include Auger recombination, a 
surface recombination velocity of 105 cm/s, and a minority carrier lifetime of τSRH=10 ns. 
These simulation results demonstrate that with n and p-type doping levels of 1018/cm3 or 
larger, the ~250 nm diameter NW geometry yields well-defined depletion regions, intense built-in 
electric fields of ~107 V/m, and IQE values approaching unity throughout the structure. The very 
high IQE values are a result of the short distance that the minority carriers need to diffuse into 
either the n or p-type regions, which makes the radial junction SiNW a perfect choice for light 
absorption due to its insensitivity to surface recombination. 
6.2.2 Crystalline core/shell structured p/i/n SiNW device growth and device fabrication, 
measurement 
To analyze the measured performance metrics, we grew the crystalline core/shell structured 
p/i/n SiNW using the growth conditions described in Section 4.1.3 and fabricated photovoltaic 
devices using the method discussed in Section 2.3. Current voltage (I-V) curves were measured 
using a Keithley 2636A SourceMeter in conjunction with Signatone micropositioners (S-725) and 
probe tips (SE-TL). I-V curves under 1-sun illumination were measured using a solar simulator 
(Newport Oriel Sol1A) containing an AM1.5G filter. The intensity was calibrated to 1-sun (100 
mW/cm2) using a calibrated reference solar cell (Newport, model 91150V). For incident photon to 
current efficiency (IPCE) measurements, illumination was provided by a Xenon lamp (Newport 
Oriel 60100) used in conjunction with a ¼ meter monochromator (Newport Cornerstone 260). An 
uncoated Glan Thompson calcite polarizer (Thorlabs GTH10M) was positioned at the exit slits of 
the monochromator to produce a plane polarized output beam. The power density at each 
wavelength was measured through a 1/8-inch diameter aperture using a low-power silicon 
photodetector (UDT Instruments S370). Electrical connections to single NWs were made using a 
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wire bonder (West Bond model 7476D), and measurements were made with a Keithley 2636A 
SourceMeter. For calculation of quantitative IPCE or EQE values, the projected area of the NW 
shell was measured by scanning electron microscopy (FEI Helios 600 Nanolab Dual Beam). The 
unpolarized EQE spectrum was calculated as the average of TM and TE polarization 
measurements.  
An SEM image of a final device is depicted in Figure 6-5 (A), which shows Ohmic metal 
contacts selectively defined to the p-type NW core and the n-type NW shell. As illustrated by the 
black curve in Figure 6-5 (B), experimental current density-voltage (J-V) measurements on these 
single-NW devices under simulated 1-sun AM1.5G illumination yield J-V curves that are well fit 
to the ideal diode equation159 and possess an open-circuit voltage (VOC) of 0.485 V, fill factor (FF) 
of 0.70, and short-circuit current density (JSC) of 6.5 mA/cm
2. 
By comparing the experimental J-V curve to simulated J-V curves, as shown by red dashed 
lines in Figure 6-5 (B), we can see that the simulation has been verified by the excellent agreement 
with experimental J-V curves136. The simulated J-V curves indicate that the performance of the 
measured device is limited not by surface or Auger recombination processes but instead by a SRH 
minority carrier lifetime of τSRH = 10 ns136. Although current device parameters fall short of bulk 
Si photovoltaic devices, if the minority carrier lifetime in the radial NWs can be improved by 2 
orders of magnitude to 1 µs, then the VOC could be increased to values greater than 0.60 V. This 
value is comparable to those achieved in standard bulk Si solar cell modules. Recent progress has 
been made to realize the minority carrier lifetimes exceeding 500 ns in VLS-grown Si wires160, 
confirming the possibility that VOC can be improved.  
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Figure 6-5. Performance of single core/shell p/i/n SiNW photovoltaic devices. (A) SEM image of a device showing 
selective metal contacts to the p-type core and n-type shell; scale bar 1 µm. (B) Experimental (black) and simulated 
(dashed red) J-V curves for NW devices under simulated 1-sun illumination. Simulation reflect, from left to right, 
minority carrier lifetimes of τSRH = 1, 10, 100 and 1000 ns, respectively, and all simulation include a surface 
recombination velocity of 100 cm/s. (C) Projected 1-sun power conversion efficiency, η, for NW devices with 
values of JSC ranging from 0 to 40 mA/cm2 and τSRH ranging from 100 ps to 1µs, including a surface recombination 
velocity of 100 cm/s. 
To improve the 1-sun power conversion efficiency (η) of NW solar cells, it is also necessary 
to increase the JSC of the devices by enhancing light absorption within the structures. In Figure 
6-5 (C), we project the η of NW devices for JSC values ranging from 1 to 40 mA/cm2. This 
projection demonstrates that with a JSC of ~40 mA/cm
2, SiNW structures could achieve an η of 
~16.7% with the current τSRH of 10 ns and an η of ~21.8% with an improved τSRH of 1 µs. Note 
that the upper limit on JSC and η for Si under 1-sun illumination is ~42 mA/cm2 and 31%161, 
respectively. However, charger-carrier generation that utilizes unconventional third-generation 
photovoltaic concepts could potentially yield higher values. 
To achieve enhanced light absorption in NW devices, absorption characteristics of the 
structures can be controlled through careful modulation of shape and composition. Because the 
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NWs are subwavelength in dimeter, they behave as cavities that give rise to strong optical 
resonances23, 162, as illustrated by the finite-difference frequency domain optical simulations in 
Figure 6-6. In these simulations, 1-sun illumination is simulated with a vertically incident plane 
wave, which strongly interacts with the NWs at specific wavelengths, as exemplified in Figure 6-6 
(A). A normalized electric field (|E|2) profile for an electromagnetic plane wave with a wavelength 
of 450 nm that is vertically incident on a single NW in which the absorption cross section 
(σabsorption) exceeds the physical across section (σphysical), shown in Figure 6-6 (A). As reported 
previously21, these absorption modes can result in external quantum efficiency (EQE) values that 
exceed unity at specific diameters and wavelengths. This phenomenon, termed an optical antennae 
effect, results from an absorption cross section that exceeds that physical cross section of the NW 
and is a unique feature of the subwavelength NW structures21, 23, 163.  
 
Figure 6-6. Optical absorption characteristics of individual SiNWs (A) Normalized electric field (|E|2) profile for an 
electromagnetic plane wave of 450 nm wavelength vertical incident beam. (B) Experimental (solid black) and 
simulated (dashed red) EQE spectra for a single SiNW with a diameter of 310 nm. (C)-(E) Absorption model 
profiles for hexagonal, circular, square cross section. 1, 3 are TE modes, 2, 4 are TM modes 
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These resonances can be experimentally quantified by direct measurement of the EQE 
spectra of single-NW devices, as shown by the black curve in Figure 6-6 (B) for a single SiNW 
with a diameter of 310 nm. The experimental EQE spectrum is in good agreement with optical 
simulations of the absorption efficiency, shown as the dashed red curve in Figure 6-6 (B). The 
spectra show four prominent high-amplitude peaks, labeled 1~4, and the spatial absorption mode 
profiles for these peaks are illustrated in Figure 6-6 (C). These profiles consist of complex modes 
that have attributes of both whispering gallery and Fabry-Perot optical resonances23. The spectral 
position and amplitude of these optical absorption resonances can be tuned throughout the visible 
wavelengths by subtle changes in the size and shape of the NW structure23. The alterations in shape 
(hexagonal, circular, or square) modify the wavelength and appearance of the absorption modes, 
as illustrated by a comparison of the modes in Figure 6-6 (C-E) as well as the overall EQE spectra 
in Figure 6-7 (C). 
 
Figure 6-7. Polarization resolved external quantum efficiency (EQE) spectra (A) Transverse-magnetic (TM) mode 
polarization, in which the electric field is parallel to the wire axis. (B) transverse-electric (TE) mode polarization, in 
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which the electric field is perpendicular to the wire axis. The spectra in panels A and B were averaged to produce 
the unpolarized spectrum in Figure 6-6 (B). (C) Simulated absorption efficiency spectra of single NW with different 
cross sectional shapes. All simulations correspond to NW structures with diameter of 310 nm. 
6.3 Dielectric shell optical antennas  
Due to the high refractive indices and subwavelength dimensions of semiconductor NWs, 
they often exhibit efficient broadband light absorption despite their relatively small size. The so-
called optical antenna effect, which allows the NW medium to have light-trapping characteristics, 
has been applied in photovoltaics research21, 23 and could possibly enable high-efficiency but low 
cost solar cells using small volumes of expensive semiconductor materials. In this section, we 
introduce a method of coating the NWs with conformal dielectric shells to greatly boost the 
antenna effect. The proof of concept was experimentally demonstrated on SiNWs coated with 
either SiNx or SiOx respectively. The increased light-matter interaction leads to a ~80% increase 
in short circuit current density in Si photovoltaic device under 1-sun illumination.  
SiNWs were synthesized by the vapor-liquid-solid (VLS) mechanism in a chemical vapor 
deposition (CVD) reactor. For PV devices, core/shell p-i-n structures were synthesized following 
the literature procedures21 for VLS growth of p-type NWs followed by vapor-solid (VS) growth 
of intrinsic and n-type shells (see Section 4.1.3), as illustrated in Figure 6-8 (A). The growth chips 
were loaded into an Advanced Vacuum Vision 310 PECVD system. Dielectric shells of SiNx or 
SiOx were deposited at stage temperature of 300 °C and wall temperature of 60 °C. Appropriate 
deposition times were chosen to deposit the targeted shell thickness on the SiNWs at RF frequency 
of 13.56 MHz and power of 100 W. Figure 6-8 (B) shows an SEM image of a SiNx coated SiNW 
with partially etched shell. 
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Figure 6-8. Fabrication of SiNWs with conformal dielectric shells. (A) Schematics of sequential VLS synthesis of p-
type NW core, VS growth of intrinsic and n-type shells, and PECVD dielectric shell deposition. (B) False-colored 
SEM image of a core/shell p-i-n SiNW coated with a SiNx dielectric shell that has been selectively removed from 
the upper portion of the wire to reveal the underlying Si; scale bar, 200 nm. 
Single NW photovoltaic devices were fabricated following procedures reported 
previously21, and all optical characterization was performed with NWs lying horizontally on 
substrates after mechanical transfer from growth wafers. Briefly, individual NWs were dispersed 
onto device substrates (Si wafers coated with 100 nm SiOx and 200 nm SiNx; Nova Electronics 
Materials). SU-8 (MicroChem) etch masks were defined over portions of individual NWs using 
electron-beam lithography followed by wet-chemical etching of SiOx or SiNx shell in buffered 
hydrofluoric acid (Transene BHF Improved) and optionally, etching of Si in KOH solution (18.0 
g KOH in 60 mL H2O and 20 mL isopropanol at 60 °C). SU-8 was subsequently stripped using a 
UV-ozone dry stripper (Samco UV-1). For photovoltaic devices, electrical contacts were patterned 
to the n-type and p-type regions of individual NWs using electron-beam lithography with 
polymethyl methacrylate (MicroChem) photoresist followed by evaporation and lift-off of ~3 nm 
Ti and 300~400 nm Pd metal, deposited using thermal evaporator (Sharon Vacuum) with a base 
pressure below 1 x 10-7 Torr.  
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Figure 6-9. Experimental (solid black) and simulated (dashed red) EQE spectra collected with TE (top) and TM 
(bottom) polarizations for a 250 nm SiNW with a 50 nm thick SiNx shell. Upper inset: absorption mode profiles 
corresponding to the peaks labeled 1~4. Lower inset: simulated (dashed lines) and experimental (symbols) ratios of 
JSC from TE and TM polarizations as a function of NW diameter for a bare SiNW (black dashed line and circles) and 
a SiNW with a 50 nm thick SiNx shell (red dashed line and squares) 
We also investigated the effect of the dielectric shell on absorption by measuring the 
wavelength-dependent photo response of core/shell p/i/n photovoltaic devices with a Si diameter 
of ~250 nm. Polarization dependent light absorption was examined by measuring external quantum 
efficiency (EQE) spectra with transverse-electric (TE) and transverse-magnetic (TM) illumination. 
As illustrated in Figure 6-9, each measured absorption peak is well-reproduced in the simulated 
spectra and can be identified as distinct two-dimensional localized modes (selected modes are 
labeled 1~4 and depicted in the upper inset). In addition, the amplitudes of the TE and TM 
absorption peaks are nearly identical. The TE absorption peaks from an uncoated NW with an 
equivalent Si diameter have higher amplitudes than the TM absorption peaks, particularly in the 
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range of 400~500 nm. Using simulated and experimental EQE spectra in conjunction with the 
AM1.5G solar spectrum, the JSC polarization ratios were calculated for NWs of varying size with 
and without a SiNx shell (lower inset in Figure 6-9), showing good agreement between experiment 
and simulation. In particular, the JSC polarization ratio of the NW with a SiNx shell is close to unity 
if compared to an uncoated NW with a diameter greater than 150 nm, which is the smallest 
diameter wire with a radial p/i/n junction that has been successfully fabricated into a photovoltaic 
device. The dielectric shell mitigates the polarization anisotropy of the NW structure and thus 
yields balanced light absorption between TE and TM polarizations, causing the wires to function 
as polarization-insensitive photon absorbers. 
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Figure 6-10. EQE spectra of Si core/shell p/i/n devices with SiOx or SiNx dielectric shell and photovoltaic 
characteristics of dielectric shell NWs under 1-sun illumination (A) Left-hand axis: EQE experimental spectra from 
a 250 nm SiNW without a dielectric shell (solid black) and with a 180 nm thick SiOx shell (solid green). Right hand 
axis: simulated scattering efficiency enhancement (dashed blue) from the SiOx shell. Insets: schematics of the p/i/n 
structures with and without a dielectric shell. (B) Left hand axis: EQE experimental spectra (solid black) and 
simulated spectra (dashed red) for a 250 nm SiNW with ~50nm SiNx shell. Right-hand axis: simulated scattering 
efficiency enhancement (dashed blue) from the SiNx shell. Inset: schematic of the p/i/n structure with the dielectric 
shell. (C) Current density-voltage characteristics under 1-sun AM1.5G solar simulator illumination for a p/i/n ~250 
nm SiNW without a dielectric shell (solid black) and with a ~50 nm SiNx shell (solid red) using the Si projected area 
to calculate the current density. 
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Because optical resonances serve to enhance the light-matter interaction of the NW cavity, 
we expect the dielectric-shell optical antenna effect to increase not light scattering in photovoltaic 
devices. In a conventional planar structure, increased reflection or backscattering from the 
material’s front surface decreases light absorption. However, in the case of a subwavelength NW, 
the increase in scattering is indicative of an enhanced optical antenna effect, which increases both 
scattering and absorption in the NW. We examined the effect of the dielectric shell on absorption 
by measuring the wavelength-dependent photo-response of core/shell p/i/n photovoltaic device 
with SiNW with diameter of 250 nm. Measured EQE spectra are plotted in Figure 6-10, and spectra 
both without a dielectric shell and with a ~180 nm thick SiOx shell are shown as the black and 
green curves in Figure 6-10 (A) respectively. To facilitate a direct comparison of absorption with 
and without a dielectric shell, all spectra are calculated using the projected area of the Si portion 
of the NWs. The spectra reveal several key features of the dielectric shell effect. First, the spectra 
are structured with high-contrast absorption peaks, and the spectral density and wavelength of the 
peaks are approximately unchanged after introduction of the dielectric shell. Second, for each 
absorption peak, the EQE value is enhanced by a factor of ~1.5-3.0 compared to an uncoated SiNW 
for all considered wavelengths. Third, the peaks between 400 and 500 nm have EQE values larger 
than unity and a maximum EQE value of ~1.4 at 420 nm. We also fabricated the same p/i/n 
photovoltaic devices but with a SiNx shell. EQE spectra (Figure 6-10 (B)) show the same 
broadband light absorption as SiOx devices; however the higher refractive index of SiNx (~2 
compared to ~1.5 for SiOx) enables the same effect to be observed with a shell more than three 
times thinner. The measured EQE spectrum is in good agreement with the simulated absorption 
efficiency spectrum (red dashed curved in Figure 6-10 (B)). To evaluate the advantage of the 
dielectric shell for the photovoltaic characteristics of NW devices, we measured current density-
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voltage (J-V) transport characteristics, as shown in Figure 6-10 (C), under 1-sun AM1.5G 
illumination for the devices with and without a SiNx dielectric shell ~50 nm thick. To facilitate a 
direct comparison, the Si projected area was used for calculation of the current density in both 
devices. The SiNx dielectric-shell device yielded an open-circuit voltage (VOC) of 0.473 V, A JSC 
of 8.61 mA/cm2, and a fill factor of 70%. In comparison, the device without the dielectric shell 
yielded a VOC of 0.405 V, JSC of 4.79 mA/cm
2, and a fill factor of 69%. The SiNx thus provided 
both an enhancement of the voltage, most likely a result of improved surface passivation136,  and 
an enhancement of the JSC by ~80%. 
6.4 Amorphous shell p/i/n radial structured SiNWs 
The idea of a crystalline p-type core with amorphous i/n shell was motivated by amorphous 
silicon solar cells, which have attracted attention because they can achieve high conversion 
efficiencies up to 25% while using low temperature processing, normally below 200 °C. This 
strategy reduces the thermal budget and also allows for high-throughput production machinery. 
More importantly, the amorphous film/shell can be coated on a wide range of substrates, including 
flexible plastics.  
Among many types of solar cells, the amorphous-silicon thin-film solar cell is one of the 
most promising photovoltaic technologies developed in terms of achieving both conversion 
efficiency as well as manufacturing cost. The amorphous intrinsic layer is depleted at thermal 
equilibrium due to large electric field generated by the built-in potential. After light absorption, 
the internal electrical field forces the photo-generated carriers to drift to the n- and p-type regions, 
giving contribution to the photocurrent. Compared with crystalline silicon, amorphous silicon is 
more efficient in collecting photons, and the corresponding materials required for the photon 
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absorption is less than its crystalline counterpart. Details towards this feature will be discussed in 
the later section and Figure 6-11. 
6.4.1 COMSOL optical modeling for amorphous shell photovoltaic performance 
A 2D COMSOL optical simulation was conducted in order to analyze the optical response 
of the amorphous shell coated p/i/n SiNWs, using Electromagnetic waves physics from the Radio 
Frequency Module. The SiNW cross section was formulated as three concentric circles with a 100 
nm in diameter p-type crystalline core at the center and various intrinsic and n-type amorphous 
shells around the p-type core. The whole NW was placed on a crystalline Si wafer with 100 nm of 
SiO2 and 200 nm Si3N4 on top of the substrate. Outside the simulation space, we created a Perfectly 
Matched Layer (PML) to limit reflections from the boundaries. And 1.5 μm above the substrate 
we created a plain wave port emitting the wave towards the NW with 1 W of power. By sweeping 
the frequency of the incident electromagnetic plane wave (2.725 THz ~ 856 THz), we could 
calculate the absorption efficiency values of both TE and TM polarizations. The EQE values were 
obtained by averaging TE and TM absorption efficiencies, and the short circuit current density JSC 
was obtained by integrating the EQE values with the solar spectrum (AM1.5G).  
 
Figure 6-11. Optical simulation of the amorphous shell SiNW with diameter of 360 nm (A) TE and TM polarized 
absorption efficiency values (B) resonant absorption mode profiles for the three peaks labeled 1~3 in panel (A) on 
TE and TM polarization respectively. Peaks labeled at 1: 455 nm, 2: 515 nm, 3: 605 nm. 
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There are some important features that we can see by comparing Figure 6-11 and Figure 
6-7. In the crystalline shell scenario, the resonant peaks at 515 nm and 605 nm can also be found 
in the amorphous shell case, although the relative magnitude of these peaks compared with high 
frequency ones are lower than the amorphous shell. This leads to our suspicion that the resonant 
peak positions are primarily dependent on the NW cross section size and shape. But by changing 
the crystal material to amorphous, we greatly enhance the absorption magnitude, as we see in 
Figure 6-11 (A). But unlike the crystalline shell, the absorption of high energy photons in the 
amorphous shell mainly occurs on the top surface, as shown in Figure 6-11 (B). For low-energy 
photons, the Fabry—Pérot type modes do not appear until the wavelength increases to longer than 
600 nm, with very broad peaks. Interestingly, the characteristic antinode feature of the Fabry—
Pérot mode exists right inside the amorphous shell just under the p-type core region, where the 
built-in electric field is the strongest. This makes this type of structure a perfect candidate for 
photon absorption.  
 
Figure 6-12. Short circuit current density integrated from EQE and solar spectrum in both amorphous and crystal 
shell SiNW  
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The short circuit current densities calculated for both amorphous shell and crystal shell 
SiNWs indicate that by simply changing the material, we can almost double the JSC values for 
nearly all diameters we surveyed. But there is a point where the benefit plateaus when the diameter 
is larger than 340 nm. Because the minority carrier diffusion length of the amorphous silicon is 
shorter than crystalline silicon, we also have to limit the thickness of the intrinsic amorphous shell 
so that the charge carriers can be collected before they recombine. If the intrinsic region is too 
thick then we might observe a decrease of the JSC simply due to Shockley-Read-Hall 
recombination.  
6.4.2 Thermal CVD amorphous shell deposition with gold etching 
Regular thermal CVD of amorphous shells cannot be used because the conditions facilitate 
VLS growth. And a successful intrinsic and n-type amorphous shell on top of a p-type core should 
be a dedicated VS growth process. However, our target temperature of the amorphous shell 
deposition condition was 520 °C, and if the gold colloids were not removed from the tip of the p-
type core prior the shell growth, both VS and VLS would occur. Therefore, special strategies are 
required to stop the continuous VLS growth before the shell growth.  In this case, we use the gold 
etching solution to remove the catalyst. In order to avoid NW collapse onto the growth substrate, 
we also used a freeze-drying strategy to maintain their upright form as much as possible. 
The p-type core was grown similarly as described in Section 4.1.3 with a growth time of 
be 3 hrs. Immediately after the p-type run, the growth substrate was taken out of the quartz tube 
under constant Ar flow to prevent the SiNW from being oxidized and inserted into the Au etchant 
(KI 4 g, I2 1 g dissolved in deionized water) for 2 min. Then the growth substrate was rinsed in 
two cups of deionized water (that had been bubbled with N2 gas for 15 min) for 5 s each before it 
was put into liquid nitrogen for freeze-drying. After the wet growth substrate was frozen in liquid 
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nitrogen for 10 s, the substrate was re-inserted into the quartz tube and vacuum was pulled from 
the tube. The substrate was allowed to be completely dried for almost 1 hour, at which time the 
pressure from the tube had dropped base pressure (2x10-4 Torr). Then, the growth substrate 
location was readjusted to the center of the quartz tube within an Ar environment. The growth 
substrate was annealed at 850 ºC before amorphous shell deposition at 520 ºC. The intrinsic 
amorphous shell was grown with 20 sccm of H2, 5 sccm of SiH4 at 10 Torr for 25 min, then the n-
type amorphous shell was grown at the same temperature with 5 sccm SiH4 and 20 sccm PH3 at 
10 Torr for 15 min.  
The device fabrication carried out for the amorphous shell SiNW was similar to the method 
in Section 2.3. The SiNW was coated by a 40 nm PECVD silicon dioxide dielectric shell and 
further went through the process of etching and metal contact evaporation. In order to make sure 
that SU-8 fully covered the wire surface, two layers of SU-8 were spin cast and 500 nm of Pd 
metal was evaporated as contact lines. The etching of the wires was carried out at 64 °C for 25 s. 
SEM images show the diameter of the shell region to be 340 nm after the SU-8 was cleaned by 
UV-ozone. After the device chip was successfully fabricated, an annealing process was conducted 
at 200 °C with 18 sccm of Ar and 2 sccm H2 gas at 40 Torr for 1 hour, to make sure that the 
amorphous silicon and metal form an Ohmic contact.  
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Figure 6-13. Amorphous shell p/i/n SiNW device. SEM image of (A) tip of amorphous shell coated p-type NW on 
the growth substrate and (B) the actual device. (C) current density measurement of the device shown in (B).  
The growth substrate did not show signs of continuous VLS growth as shown in Figure 
6-13 (A), and the wire diameter was within the range of the target diameter that we simulated in 
the COMSOL optical simulation. Even though the device had very short shell length, as shown 
from Figure 6-13 (B), it still generated a significant amount of photocurrent. From our 
measurements, the JSC and VOC were 9.8 mA/cm
2 and 0.33 V, respectively, and the fill factor was 
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0.323 with a photo conversion efficiency 1.05%. By comparing these photovoltaic measurements 
to the largest crystalline shell SiNWs, we can see that material quality is the factor influencing the 
VOC and the ideality factor (which was obtained from the dark current measurement to be 3.4). But 
the short circuit current density can easily surpass the most commonly observed 7.5 mA/cm2 for 
crystalline shell wires, demonstrating the advantage of the amorphous shell for absorption.  
6.4.3 Plasma CVD amorphous shell deposition 
We also used the plasma add-on to the CVD system to carry out the amorphous shell 
deposition. Compared with previous method, the plasma deposition does not require removal of 
Au catalysts. The disadvantage of this method is that the deposition parameters are not as 
controllable as other growth conditions. But the actual deposition shell thickness is very consistent 
with the amount of power that it uses and the time it requires to do the deposition.  
A typical plasma amorphous silicon deposition was optimized as follows: before the p-type 
core growth, two copper electrodes were attached to the quartz tube outside of the tube oven. Then, 
the p-type core was grown from 100 nm Au catalyst nanoparticles at 460 ºC and 40 Torr with 60 
sccm H2, 1 sccm SiH4 and 10 B2H6 for 2 hours. After the temperature drops to room temperature, 
while still under vacuum after the core growth, these two copper electrodes were moved into the 
tube furnace on either side of growth substrate was, as illustrated in Figure 6-16 (A). 
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Figure 6-14. Amorphous silicon shell deposition (A) i/n amorphous shell CCP setup on tube furnace; (B) diameter 
distribution of the p/i/n amorphous wires; (C) tip (D) body of the as-deposited p/i/n amorphous core/shell structured 
SiNW 
The distance between the electrodes was 8 mm, which enclosed the growth substrate, and 
a 25 MHz sine wave was used as the output source from the function generator. Ar of 170 sccm 
was used while tuning the striking condition with the matching network box with the butterfly 
valve open. The input power was then increased to 50 W, and a pressure of 0.17 Torr was set to 
make sure the plasma was stabilized (reflected power of 9 W was observed). The oven was 
carefully closed and the temperature was increased to 250 ºC while maintaining the Ar plasma. 
When the both the temperature and plasma were stabilized, we kept the Ar flow to be 170 sccm 
and started introducing 25 sccm of H2 and 1 sccm SiH4 for 5 min to deposit intrinsic amorphous 
silicon. We started flowing 5 sccm PH3 for another 4 min to deposit n-type amorphous silicon. The 
diameter distribution is shown in Figure 6-16 (B). Considering the p-type core diameter to be 100 
nm, the amorphous silicon deposition contributed to a 2~7 times increase of diameter, depending 
on the location of the wire on the growth substrate. The diameter difference was probably due to 
the different decomposition rate of the SiH4 within the Ar and H2 plasma, with a faster rate at the 
front and slower rate at the end. The center of the growth substrate has wire a diameter between 
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400~500 nm, but the front 2 mm has much a much larger wire diameter. Figure 6-16 (C) and (D) 
illustrate the wire morphologies of the tip and body. As the amorphous decomposition was well 
below the Si-Au eutectic point 363 ºC, the continuous VLS problem was completely eliminated, 
and the tip was enclosed by the amorphous silicon. However, the body of the NWs have a very 
rough and porous surface after amorphous deposition, indicating significant amount of surface 
scattering when considering the device performance.  
 
Figure 6-15. Incoporating SiQDs into SiNW 
Even though the plasma did not provide better material quality for the SiNW, it is a very 
feasible tool for coating the NW structure with QDs. As we discussed before, QDs have the 
potential to create multiple excitons upon one photo absorption, termed multiple exciton 
generation (MEG). Investigating the interaction between QDs and NW platform is of utmost 
importance due to the advantage of the better charge collection separation from the NW and its 
application potential for NW/QD composite photovoltaic devices. Figure 6-15 is an example of a 
concept for incorporating the SiQDs into as-grown pin radial structured SiNWs by using the 
plasma QD growth introduced in Section 3.4.  
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6.4.4 Thermal CVD amorphous shell deposition with catalyst poisoning 
The purpose of the doing the Au etching before carrying out the amorphous shell deposition 
is to remove the catalyst and prevent continuous VLS growth. However, this step is very hard to 
control because it involves solution processing, and the surface of the SiNW can be easily 
contaminated if one is not careful when conducting the etching. This case gets worse when these 
contaminated elements exist within the intrinsic region, which is exactly the place where the charge 
separation takes place. Therefore, we need to determine a better way to fully resolve this issue.  
Studies that purposefully terminate the NW growth by catalyst poisoning have been rarely 
reported. Diborane164 or amorphous Ge165  have similar effects on the Au catalyst droplets. In our 
study, we lowered down the temperature during the p-type growth so that by combination of 
diborane as well as amorphous silicon deposition at low temperature, the catalyst droplets would 
lose their activity or deflect the continuous VLS so it does not influence the major p-type core 
growth. The growth conditions were tested as a series of trials until appropriate optimized 
parameters were found.  
The growth was tested to be successful for both crystalline shell and amorphous shell p/i/n 
SiNWs, as shown in Figure 6-16 (A) and (B), respectively. Panel (A) shows that even though 
crystalline shell has a rough surface, the side walls are faceted—which is a clear indication that 
the shell is at least partially crystalline. Compared with our previous crystalline shell photovoltaic 
devices25, the catalyst tips can be easily spotted from the SEM images from the catalyst poisoning 
case, whereas the spherical catalyst can never be found without the catalyst poisoning step before 
the crystalline shell deposition. It is a strategy to “contain” the deep trap Au from diffusion, which 
could further boost the photovoltaic performance. At higher temperature, the concentration of the 
SiH4 partial pressure that is needed to sustain the VLS growth is much higher than the case at lower 
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temperature. Therefore, we saw smaller tip and less Au diffusion from panel (A) than from panel 
(B). Even in this case, the VLS growth step was deflected from the main p-type core growth, and 
the tip can be easily removed during the device fabrication step.  
 
Figure 6-16. Radial core/shell structured p/i/n SiNW (A) crystalline shell (B) amorphous shell 
The p-type core was grown similarly as we described previously. With 100 nm Au colloid 
as the catalyst, the growth was initiated at 460 ºC with 60 sccm H2, 1 sccm SiH4 and 10 sccm B2H6 
at 40 Torr, and growth continued for 2 hrs. Then the temperature was ramped down to 320 ºC with 
a ramp rate of 1 ºC/min, while keeping all the other flow rate and pressure parameters the same. 
The CVD was held at 320 ºC for 40 min with only H2 flowing at 60 sccm to make sure the catalyst 
droplets lost their reactivity. Then, the temperature was increased to 420 ºC over 30 min with 0.152 
sccm of SiH4, and 1.5 sccm of B2H6 at 10 Torr in order to coat the p-type core with a thin layer of 
p-type shell. If the catalyst droplets were reactivated, then this thin layer of amorphous p-type shell 
could seal them into an amorphous silicon casket.  
The growth of crystalline or amorphous shells was very straight forward after the catalyst 
poisoning step. For crystalline shells, the core NWs were annealed at 800 ºC with 60 sccm of H2 
at 25 Torr for 20 min following the core growth. Then the temperature was dropped down to 770 
ºC. With 60 sccm H2 flow, we introduced SiH4 at 0.152 sccm at 25 Torr for 25 min to grow the 
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intrinsic layer. For the final n-type layer, all gases were the same while introducing PH3 of 0.75 
sccm for 15 min.  
For amorphous shell growth after the core, the temperature was increased to 520 ºC and 
shell was grown with 20 sccm of H2 and 5 of SiH4 at 10 Torr for 25 min to deposit the amorphous 
intrinsic shell. Then, we kept the temperature the same, and grew the amorphous n-type shell with 
4 sccm of SiH4 and 20 sccm PH3 at 10 Torr for 15 min. Because the PH3 gas that we used was 
1,000 ppm and thus mostly H2, we did not use any additional H2 as the carrier gas. Figure 6-16 (B) 
clearly illustrates the morphologies of the as-grown SiNW with very smooth surface. But the most 
important fact is that the problematic VLS growth has been removed. The proof is the knot at the 
tip of each NW, which does not show any small diameter branch growth but terminated after 
kinking various times.  
Compared with the plasma amorphous silicon deposition strategy from Section 6.4.3, this 
method provides a much smoother surface and less or almost non-existent continuous VLS growth 
without solution etching. Therefore, the catalyst poisoning strategy is a better strategy for making 
amorphous coated PV device.  
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Chapter 7 Concluding remarks and future directions  
Semiconductor doping is very critical to device performance. In this dissertation we used 
two approaches to evaluate both Si and Ge NW doping levels, synthesized by two different 
methods. In and Bi metal catalyzed GeNWs were synthesized by the solution approach, and we 
found that these metal catalyst atoms also serve as unintentional dopants in the NW, greatly 
changing their electrical transport properties. Quantitative EDS mapping analyses of these GeNW 
samples indicated that the chemical doping levels of In and Bi are near or even above their 
solubility threshold in Ge. We also fabricated MOSFET devices using the solution-grown GeNWs 
as well as SiNWs grown by thermal CVD approach. By building a 3D finite-element model of the 
MOSFET and performing a series of systematic analyses, we propose a major revision of the 
capacitance expression for the NWFET geometry. From the linear transistor regime, we analyzed 
the slope and intercept from each gate potential sweep and obtained the mobility and carrier 
concentration of these two parameters. The conductivity fittings through the MOSFET transfer 
characteristics indicated that only 10% of the chemical dopants are active in both unintentionally 
incorporated GeNWs as well as direct in situ CVD doped SiNWs. The mobility analysis combined 
with device measurement statistics shows that electrons are scattered differently in the GeNWs. 
For n-type, the electrons give mobility values even lower than the case when all the dopants are 
ionized. For p-type NWs, almost half of distribution of the device under investigation give values 
that are higher than that expected for full ionization, clearly indicating that less scattering events 
are involved in the p-type case. The methods introduced in this dissertation provide a robust 
strategy to deduce this important parameter with simple methods and easy device fabrication. This 
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method can create a set of control samples to investigate different scattering mechanisms and find 
out which one contributed to the mobility loss. 
The other primary purpose of this dissertation is to address different strategies to take 
advantage of the existing features of these nanostructured SiNWs and investigate the relationships 
of their performance, device fabrication, and growth methods. Crystalline shell radial p/i/n 
structured SiNWs have defined light trapping modes and a high efficiency for charge carrier 
separation, making them a popular candidate for a nanostructured photovoltaic paradigm. To 
exploit this effect, coating an additional dielectric layer onto the existing crystalline NW can boost 
the short circuit current density by up to 80%, and it can also be applied on other II-VI, and III-V 
NW systems. Replacing the crystalline shell by amorphous shell changes the radial junction to a 
type-II heterojunction, and the higher absorption ability of the amorphous silicon has the potential 
to increase the photocurrent density. In this process, we greatly enhanced the capability of the 
thermal CVD system by integrating it with an RF capacitively coupled plasma system, enabling 
not only amorphous coating but also quantum dots syntheses. We also optimized different kinds 
of amorphous shell growths, such as amorphous shell deposition as well as catalyst droplet 
poisoning strategies. 
For future studies, the low-temperature plasma deposition condition for the amorphous 
material coating prevents dopant diffusion, which allows us to generate multiple p/n radial 
junctions as tandem photovoltaic devices with sharp doping transition profile. Furthermore, the 
bandgap of the radially-structured shells could also be tunable by optimizing the ratio of Si and Ge 
precursor gases. The quantum dot synthesis method introduced from our plasma system can also 
be applied in the thermal CVD system to achieve NW/QD hybrid systems, providing promising 
opportunities for fundamental studies to apply MEG from the QDs and to incorporate QDs into 
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SiNW scaffold. Additionally, the plasma CVD system could potentially be used to synthesize 
direct bandgap Sn-Ge alloy quantum dots/wires using their organic precursors, which we could 
explore potential applications for nanoscale photonics and lasing. 
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APPENDIX A 
ELECTRON BEAM LITHOGRAPHY PARAMETER 
For using electron beam lithography (EBL) as the method for making device chips, marker 
pattern and the contact design pattern need to be written at the same working distance from the 
SEM. For example, if the marker pattern is written at 25 mm working distance, we would have to 
lower the chip down to 25 mm when we write the contact design pattern. Also at different 
magnification we have optimized parameter sets for different photoresist. They are listed in the 
following table. These parameters need to be set correctly in the rf6 file in the NPGS system. 
Table A-1. Electron beam lithography parameters 
magnification  PMMA SU-8 
100 X 
Current/pA 320 6 
Area dosage/(µC/cm2) 400 2~3 
Line spacing/nm 33 33 
Center to Center distance/nm 33 33 
20 X 
Current/nA 7  
Area dosage/(µC/cm2) 280  
Line spacing/nm 129  
Center to Center distance/nm 129  
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APPENDIX B 
CVD PROCESS GAS LINE PARAMETERS AND CONCENTRATIONS 
H2 and Ar, Matheson Tri-Gas; 5N semiconductor grade 
SiH4, Voltaix, UHP GRADE, 99.9999 vol.% 
B2H4, Voltaix, 100 ppm in H2 
PH3, Voltaix, 1,000 ppm in H2 
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